[llvm-commits] [PATCH] Add missing X86 FMA patterns to folding tables

Cameron McInally cameron.mcinally at nyu.edu
Tue Oct 30 12:05:57 PDT 2012


On Tue, Oct 30, 2012 at 1:58 PM, Craig Topper <craig.topper at gmail.com>wrote:

> LGTM. But I also noticed that all the SS/SD versions of FMA4 shouldn't
> have any aligns on them so if you want to fix that too that would be great.


Along those lines, should the PS/PD versions of FMA4s have alignment
requirements? I do not believe those checks are needed.

>From the Intel AVX Ref:

"With the exception of explicitly aligned 16 or 32 byte SIMD load/store
instructions, most VEX-encoded, arithmetic and data processing instructions
operate in a flexible environment regarding memory address alignment, i.e.
VEX-encoded instruction with with 32-byte or 16-byte load semantics will
support unaligned load operation by default. Memory arguments for most
instructions with VEX prefix operate normally without causing #GP(0) on any
byte-granularity alignment (unlike Legacy SSE instructions). The
instructions that require explicit memory alignment requirements are listed
in Table 2-4."

-Cameron
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20121030/974aca5b/attachment.html>


More information about the llvm-commits mailing list