[llvm-commits] [PATCH][Review Requested] Fix incorrect scheduling of inline assembly referencing memory

[Gurd, Preston]

Here is a patch which fixes the problem with the Post RA scheduler generating an incorrect instruction sequence due to it not being aware that an inline assembly instruction may reference memory. This patch fixes the problem by causing the scheduler to always assume that any inline assembly code instruction could touch memory. This is necessary because the internal representation of the inline instruction does not include any information about memory accesses.

This should fix PR13504.

The patch also includes a test case.

Please review!

--
Preston Gurd <preston.gurd at intel.com>
  Intel Waterloo
  SSG/DPD/ECDL/DMP

-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20121026/69c30e11/attachment.html>
-------------- next part --------------
A non-text attachment was scrubbed...
Name: sched-bug.patch
Type: application/octet-stream
Size: 1229 bytes
Desc: sched-bug.patch
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20121026/69c30e11/attachment.obj>