[llvm-commits] [PATCH] Annotate virtual registers with register class in debug output

[Evan Cheng]

I think it's too much clutter. :-(

Evan

On Apr 27, 2009, at 10:01 AM, Jakob Stoklund Olesen wrote:

> I am using this patch when working on the Blackfin backend. Now that  
> X86 is gaining a decent set of register classes, it might be  
> generally useful.
>
> It prints machine code like this:
>
> 	%reg1025GR32<def> = MOV32rr %ESI
> 	%reg1024GR64<def> = MOV64rr %RDI
> 	%reg1026GR32_ABCD<def> = MOV32rr %reg1025GR32
> 	%reg1027GR8_ABCD_H<def> = EXTRACT_SUBREG %reg1026GR32_ABCD, 2
> 	%reg1028GR32_NOREX<def> = MOVZX32_NOREXrr8 %reg1027GR8_ABCD_H
> 	%EAX<def> = MOV32rr %reg1028GR32_NOREX
> 	RET
>
> What do you think? Too much clutter?
>
> <regclass-print.patch>
> _______________________________________________
> llvm-commits mailing list
> llvm-commits at cs.uiuc.edu
> http://lists.cs.uiuc.edu/mailman/listinfo/llvm-commits