[llvm-commits] [llvm] r59998 - in /llvm/trunk/lib/Target/CellSPU: SPUISelLowering.cpp SPUInstrInfo.td

[Bill Wendling]

Hi Scott,

I think this failed the "make check":

http://google1.osuosl.org:8011/builders/llvm-x86_64-linux/builds/541

Please investigate. Thanks!
-bw

On Mon, Nov 24, 2008 at 4:23 PM, Scott Michel <scottm at aero.org> wrote:
> Author: pingbak
> Date: Mon Nov 24 18:23:16 2008
> New Revision: 59998
>
> URL: http://llvm.org/viewvc/llvm-project?rev=59998&view=rev
> Log:
> CellSPU: Fix mnemonic typo in pattern; "shlqbyi" -> "shlqby".
>
> Modified:
>    llvm/trunk/lib/Target/CellSPU/SPUISelLowering.cpp
>    llvm/trunk/lib/Target/CellSPU/SPUInstrInfo.td
>
> Modified: llvm/trunk/lib/Target/CellSPU/SPUISelLowering.cpp
> URL: http://llvm.org/viewvc/llvm-project/llvm/trunk/lib/Target/CellSPU/SPUISelLowering.cpp?rev=59998&r1=59997&r2=59998&view=diff
>
> ==============================================================================
> --- llvm/trunk/lib/Target/CellSPU/SPUISelLowering.cpp (original)
> +++ llvm/trunk/lib/Target/CellSPU/SPUISelLowering.cpp Mon Nov 24 18:23:16 2008
> @@ -177,7 +177,9 @@
>   setOperationAction(ISD::SELECT_CC,    MVT::i8,    Custom);
>   setOperationAction(ISD::SELECT_CC,    MVT::i16,   Custom);
>   setOperationAction(ISD::SELECT_CC,    MVT::i32,   Custom);
> +#if 0
>   setOperationAction(ISD::SELECT_CC,    MVT::i64,   Custom);
> +#endif
>
>   // SPU has no intrinsics for these particular operations:
>   setOperationAction(ISD::MEMBARRIER, MVT::Other, Expand);
>
> Modified: llvm/trunk/lib/Target/CellSPU/SPUInstrInfo.td
> URL: http://llvm.org/viewvc/llvm-project/llvm/trunk/lib/Target/CellSPU/SPUInstrInfo.td?rev=59998&r1=59997&r2=59998&view=diff
>
> ==============================================================================
> --- llvm/trunk/lib/Target/CellSPU/SPUInstrInfo.td (original)
> +++ llvm/trunk/lib/Target/CellSPU/SPUInstrInfo.td Mon Nov 24 18:23:16 2008
> @@ -1982,7 +1982,7 @@
>  // not by bits. See notes above on SHLQBI.
>
>  class SHLQBYInst<dag OOL, dag IOL, list<dag> pattern>:
> -    RI7Form<0b11111011100, OOL, IOL, "shlqbyi\t$rT, $rA, $rB",
> +    RI7Form<0b11111011100, OOL, IOL, "shlqby\t$rT, $rA, $rB",
>             RotateShift, pattern>;
>
>  class SHLQBYVecInst<ValueType vectype>:
>
>
> _______________________________________________
> llvm-commits mailing list
> llvm-commits at cs.uiuc.edu
> http://lists.cs.uiuc.edu/mailman/listinfo/llvm-commits
>