[llvm-bugs] [Bug 221958] [AArch64][Frame Lowering] Redundant predicate register load/store spills to stack

LLVM Bugs via llvm-bugs llvm-bugs at lists.llvm.org
Tue Sep 8 04:02:12 PDT 2026

Previous message: [llvm-bugs] [Bug 221950] [mlir][arith] convert-arith-to-llvm silently leaves arith.extf/truncf on fp8 and fp6 types, breaking translation to LLVM IR
Next message: [llvm-bugs] [Bug 221964] [X86] CLMULH incorrectly swaps lanes 1 and 2 when pclmul attribute is enabled
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

An HTML attachment was scrubbed...
URL: <http://lists.llvm.org/pipermail/llvm-bugs/attachments/20260908/0c6b9552/attachment.html>

Previous message: [llvm-bugs] [Bug 221950] [mlir][arith] convert-arith-to-llvm silently leaves arith.extf/truncf on fp8 and fp6 types, breaking translation to LLVM IR
Next message: [llvm-bugs] [Bug 221964] [X86] CLMULH incorrectly swaps lanes 1 and 2 when pclmul attribute is enabled
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-bugs mailing list