[llvm-bugs] [Bug 232598] [clang] SimplifyDemandedVectorElts: shift KnownZero ignores undef shift-amount lanes → vector `udiv` by constant with a divisor-1 lane miscompiles

LLVM Bugs via llvm-bugs llvm-bugs at lists.llvm.org
Thu Oct 15 22:14:24 PDT 2026

Previous message: [llvm-bugs] [Bug 232596] [clang] AVX1: vector funnel shift by a constant splat-zero half is lowered to all-ones (miscompile)
Next message: [llvm-bugs] [Bug 232615] [X86][VectorCombine] Missed combination of adjacent equal-type vector stores
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

An HTML attachment was scrubbed...
URL: <http://lists.llvm.org/pipermail/llvm-bugs/attachments/20261016/2cf2c560/attachment.html>

Previous message: [llvm-bugs] [Bug 232596] [clang] AVX1: vector funnel shift by a constant splat-zero half is lowered to all-ones (miscompile)
Next message: [llvm-bugs] [Bug 232615] [X86][VectorCombine] Missed combination of adjacent equal-type vector stores
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-bugs mailing list