[llvm-bugs] [Bug 232285] [clang] `mulhu x, <pow2 vector with a lane == 1>` folds to `srl` by the full bit width (miscompile, x86 SSE)

LLVM Bugs via llvm-bugs llvm-bugs at lists.llvm.org
Thu Oct 15 04:44:03 PDT 2026

Previous message: [llvm-bugs] [Bug 232281] [LV][RISCV] "Fell off the end of a type-switch" in emitInvalidCostRemarks with minsize and remarks enabled
Next message: [llvm-bugs] [Bug 232292] [CostModel][X86][TTI] costs for smulh/umulh are not ideal
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

An HTML attachment was scrubbed...
URL: <http://lists.llvm.org/pipermail/llvm-bugs/attachments/20261015/d0729c7d/attachment-0001.html>

Previous message: [llvm-bugs] [Bug 232281] [LV][RISCV] "Fell off the end of a type-switch" in emitInvalidCostRemarks with minsize and remarks enabled
Next message: [llvm-bugs] [Bug 232292] [CostModel][X86][TTI] costs for smulh/umulh are not ideal
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-bugs mailing list