[llvm-bugs] [Bug 209145] [X86] Recent Intel client CPUs still use the Alder Lake-P schedule model; X86SchedLunarlakeP.td is only wired to lunarlake and contains inconsistent data

LLVM Bugs via llvm-bugs llvm-bugs at lists.llvm.org
Mon Jul 13 04:46:43 PDT 2026

Previous message: [llvm-bugs] [Bug 209139] [clang-tidy] report unnecessary zero initializer
Next message: [llvm-bugs] [Bug 209159] Loop vectorizer might be bypassing the scalar epilogue loop in -Os
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

An HTML attachment was scrubbed...
URL: <http://lists.llvm.org/pipermail/llvm-bugs/attachments/20260713/7d5fbe8d/attachment.html>

Previous message: [llvm-bugs] [Bug 209139] [clang-tidy] report unnecessary zero initializer
Next message: [llvm-bugs] [Bug 209159] Loop vectorizer might be bypassing the scalar epilogue loop in -Os
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-bugs mailing list