[llvm-bugs] [Bug 219771] [flang] PDT instantiation loses module identity of PRIVATE components and bindings (accessibility leaks, wrong generic dispatch)

LLVM Bugs via llvm-bugs llvm-bugs at lists.llvm.org
Sat Aug 29 23:16:34 PDT 2026

Previous message: [llvm-bugs] [Bug 219763] [LoopVectorize] Conditional (masked) min/max reduction is not vectorized, although conditional sum and unconditional min/max both are
Next message: [llvm-bugs] [Bug 219776] [ValueTracking] Add known-bits support for llvm.stepvector with bounded vscale
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

An HTML attachment was scrubbed...
URL: <http://lists.llvm.org/pipermail/llvm-bugs/attachments/20260830/232c81c2/attachment.html>

Previous message: [llvm-bugs] [Bug 219763] [LoopVectorize] Conditional (masked) min/max reduction is not vectorized, although conditional sum and unconditional min/max both are
Next message: [llvm-bugs] [Bug 219776] [ValueTracking] Add known-bits support for llvm.stepvector with bounded vscale
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-bugs mailing list