[llvm-bugs] [Bug 194624] [x86] Add ISD::VECREDUCE integer MIN/MAX handling instead of matching in DAG

LLVM Bugs via llvm-bugs llvm-bugs at lists.llvm.org
Tue Apr 28 06:38:33 PDT 2026

Previous message: [llvm-bugs] [Bug 194621] [meta][x86] Add ISD::VECREDUCE handling instead of matching in DAG
Next message: [llvm-bugs] [Bug 194655] [DAG] TargetLowering::expandVecReduce - try not to prematurely scalarize later reduction levels
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

An HTML attachment was scrubbed...
URL: <http://lists.llvm.org/pipermail/llvm-bugs/attachments/20260428/d74fbe16/attachment.html>

Previous message: [llvm-bugs] [Bug 194621] [meta][x86] Add ISD::VECREDUCE handling instead of matching in DAG
Next message: [llvm-bugs] [Bug 194655] [DAG] TargetLowering::expandVecReduce - try not to prematurely scalarize later reduction levels
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-bugs mailing list