[llvm-bugs] [Bug 191796] [RISCV] Incorrect tied register constraints in CORE-V XCVmac TableGen classes cause silent register clobbering

LLVM Bugs via llvm-bugs llvm-bugs at lists.llvm.org
Mon Apr 13 04:08:13 PDT 2026

Previous message: [llvm-bugs] [Bug 191794] LLVM_RUNTIMES_TARGET gets ignored while building libclc out-of-tree
Next message: [llvm-bugs] [Bug 191800] [X86] llc miscompiles function at -O1 -mcpu=x86-64-v3: xmm0 return value clobbered by ymm0 zero-init store, never reloaded
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

An HTML attachment was scrubbed...
URL: <http://lists.llvm.org/pipermail/llvm-bugs/attachments/20260413/1d85582c/attachment.html>

Previous message: [llvm-bugs] [Bug 191794] LLVM_RUNTIMES_TARGET gets ignored while building libclc out-of-tree
Next message: [llvm-bugs] [Bug 191800] [X86] llc miscompiles function at -O1 -mcpu=x86-64-v3: xmm0 return value clobbered by ymm0 zero-init store, never reloaded
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-bugs mailing list