[llvm-bugs] [Bug 190788] [AArch64] Incorrect operand order for 'sub' after 'ldp' when loading from consecutive offsets

LLVM Bugs via llvm-bugs llvm-bugs at lists.llvm.org
Tue Apr 7 06:21:32 PDT 2026

Previous message: [llvm-bugs] [Bug 190773] [WebAssembly] Type legalization can form cycles when re-promoting SIMD f16 compare masks
Next message: [llvm-bugs] [Bug 190796] [AMDGPU] Optimize True16 16-bit mov and 16-bit zero
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

An HTML attachment was scrubbed...
URL: <http://lists.llvm.org/pipermail/llvm-bugs/attachments/20260407/b9ae099e/attachment.html>

Previous message: [llvm-bugs] [Bug 190773] [WebAssembly] Type legalization can form cycles when re-promoting SIMD f16 compare masks
Next message: [llvm-bugs] [Bug 190796] [AMDGPU] Optimize True16 16-bit mov and 16-bit zero
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-bugs mailing list