[llvm-bugs] [Bug 130033] [RISCV][MachineScheduler] RISCV backend mis-schedules rdcycle instruction leading to incorrect cycle count

LLVM Bugs via llvm-bugs llvm-bugs at lists.llvm.org
Thu Mar 6 01:40:16 PST 2025

Previous message: [llvm-bugs] [Bug 130025] [MLIR] Inconsistent output when executing MLIR program with and without `-scf-for-loop-peeling=peel-front=true`
Next message: [llvm-bugs] [Bug 130045] [mlir] Inconsistent output when executing MLIR program with `--test-loop-fusion="test-loop-fusion-transformation"`
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

An HTML attachment was scrubbed...
URL: <http://lists.llvm.org/pipermail/llvm-bugs/attachments/20250306/fbe90fc4/attachment.html>

Previous message: [llvm-bugs] [Bug 130025] [MLIR] Inconsistent output when executing MLIR program with and without `-scf-for-loop-peeling=peel-front=true`
Next message: [llvm-bugs] [Bug 130045] [mlir] Inconsistent output when executing MLIR program with `--test-loop-fusion="test-loop-fusion-transformation"`
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-bugs mailing list