[llvm-bugs] [Bug 116342] [MLIR]-pass-pipeline="builtin.module(func.func(tosa-to-linalg-named, tosa-to-linalg))" triggers Assertion Failure `isIntOrFloat() && "only integers and floats have a bitwidth"'

LLVM Bugs via llvm-bugs llvm-bugs at lists.llvm.org
Fri Nov 15 00:40:22 PST 2024


An HTML attachment was scrubbed...
URL: <http://lists.llvm.org/pipermail/llvm-bugs/attachments/20241115/5a0c4018/attachment.html>


More information about the llvm-bugs mailing list