[llvm-bugs] [Bug 101915] [x86] Chained `blsr`s can be optimized to a `pdep` (since Haswell on Intel, since Zen 3 on AMD)

LLVM Bugs via llvm-bugs llvm-bugs at lists.llvm.org
Sun Aug 4 18:25:11 PDT 2024

Previous message: [llvm-bugs] [Bug 101914] [RISC-V] `expandload` should compile to `viota`+`vrgather`
Next message: [llvm-bugs] [Bug 101921] [multi-version] clang don't check the incorrect input prefix for target feature
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

An HTML attachment was scrubbed...
URL: <http://lists.llvm.org/pipermail/llvm-bugs/attachments/20240805/75cddc86/attachment.html>

Previous message: [llvm-bugs] [Bug 101914] [RISC-V] `expandload` should compile to `viota`+`vrgather`
Next message: [llvm-bugs] [Bug 101921] [multi-version] clang don't check the incorrect input prefix for target feature
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-bugs mailing list