[llvm-bugs] [Bug 51876] New: Implement ARMIselLowering::hasAndNot

via llvm-bugs llvm-bugs at lists.llvm.org
Wed Sep 15 13:50:18 PDT 2021


https://bugs.llvm.org/show_bug.cgi?id=51876

            Bug ID: 51876
           Summary: Implement ARMIselLowering::hasAndNot
           Product: libraries
           Version: trunk
          Hardware: PC
                OS: All
            Status: NEW
          Severity: enhancement
          Priority: P
         Component: Backend: ARM
          Assignee: unassignedbugs at nondot.org
          Reporter: matze at braunis.de
                CC: llvm-bugs at lists.llvm.org, smithp352 at googlemail.com,
                    Ties.Stuij at arm.com

I noticed that ARM does not implement the `ARMISelLowering::hasAndNot` function
even though it has the bic / vbic operations[1]. Unfortunately in my tries it's
not as easy as just implementing the function since it leads to changed
patterns for integer saturations which requires updates to codegen matching.

[1] Noticed this in the context of "masked merge" /
https://reviews.llvm.org/D109194

-- 
You are receiving this mail because:
You are on the CC list for the bug.
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.llvm.org/pipermail/llvm-bugs/attachments/20210915/bbe6c8d2/attachment-0001.html>


More information about the llvm-bugs mailing list