[llvm-bugs] [Bug 48836] "shufflevector vscale" results in crash (code gen)

[via llvm-bugs]

https://bugs.llvm.org/show_bug.cgi?id=48836

Peter Waller <peter.waller at arm.com> changed:

           What    |Removed                     |Added
----------------------------------------------------------------------------
         Resolution|---                         |INVALID
             Status|NEW                         |RESOLVED
                 CC|                            |peter.waller at arm.com

--- Comment #1 from Peter Waller <peter.waller at arm.com> ---
Hi Loris,

Thanks for reporting the issue.

The error message "Running pass 'X86 ..." indicates that that llc is doing
instruction selection for x86. Scalable vectors are only supported with
-mtriple=aarch64 and -mattr=+sve (or equivalent function attributes).

Your reproducer produces correct code when fed into llc -mtriple=aarch64
-mattr=+sve: https://godbolt.org/z/Tb7ajPx3T

I'm marking this as resolved but please reopen the thread if I've missed
something, and please file another bug if you find this kind of error through
another route.

Regards,

- Peter

-- 
You are receiving this mail because:
You are on the CC list for the bug.
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.llvm.org/pipermail/llvm-bugs/attachments/20211019/04a2055f/attachment.html>