[llvm-bugs] [Bug 50435] New: wasm32: v128.store32_zero not used with equivalent pattern

via llvm-bugs llvm-bugs at lists.llvm.org
Fri May 21 07:40:56 PDT 2021


https://bugs.llvm.org/show_bug.cgi?id=50435

            Bug ID: 50435
           Summary: wasm32: v128.store32_zero not used with equivalent
                    pattern
           Product: libraries
           Version: trunk
          Hardware: PC
                OS: All
            Status: NEW
          Severity: enhancement
          Priority: P
         Component: Backend: WebAssembly
          Assignee: unassignedbugs at nondot.org
          Reporter: alex at crichton.co
                CC: llvm-bugs at lists.llvm.org

Given this LLVM IR:


; ModuleID = 'foo.3a1fbbbh-cgu.0'
source_filename = "foo.3a1fbbbh-cgu.0"
target datalayout = "e-m:e-p:32:32-i64:64-n32:64-S128"
target triple = "wasm32-unknown-wasi"

; Function Attrs: nofree norecurse nounwind willreturn writeonly
define dso_local void @v128_store32_lane(i32* nocapture %a, <4 x i32> %b)
unnamed_addr #0 {
start:
  %0 = extractelement <4 x i32> %b, i32 2
  store i32 %0, i32* %a, align 4
  ret void
}

attributes #0 = { nofree norecurse nounwind willreturn writeonly
"target-cpu"="generic" "target-features"="+simd128" }




this doesn't currently optimize to use the `v128.store32_lane` intrinsic, it
requires using the `llvm.wasm.store32.lane` intrinsic. While not super
problematic it'd be nice if this equivalent pattern was recognized because it'd
allow easy configuration of the alignment on `v128.store32_zero` since it
happens via the `store` instruction separately.

-- 
You are receiving this mail because:
You are on the CC list for the bug.
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.llvm.org/pipermail/llvm-bugs/attachments/20210521/5c2c713b/attachment.html>


More information about the llvm-bugs mailing list