[llvm-bugs] [Bug 42744] New: [AMDGPU][MC][GFX10] 64-bit shift instructions should only allow 1 scalar value

[via llvm-bugs]

https://bugs.llvm.org/show_bug.cgi?id=42744

            Bug ID: 42744
           Summary: [AMDGPU][MC][GFX10] 64-bit shift instructions should
                    only allow 1 scalar value
           Product: libraries
           Version: trunk
          Hardware: PC
                OS: All
            Status: NEW
          Severity: enhancement
          Priority: P
         Component: Backend: AMDGPU
          Assignee: unassignedbugs at nondot.org
          Reporter: dpreobrazhensky at luxoft.com
                CC: llvm-bugs at lists.llvm.org

GFX10 enables 2 scalar values for VOP except for 64-bit shift instructions
which may use only one. Instructions like this:

  v_ashrrev_i64 v[0:1], 0xaf123456, s[0:1] 

should trigger an error.

-- 
You are receiving this mail because:
You are on the CC list for the bug.
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.llvm.org/pipermail/llvm-bugs/attachments/20190724/a74ee7bc/attachment.html>