[llvm-bugs] [Bug 40889] New: [AMDGPU][MC] DS offset0 modifier accepts 16-bit values
via llvm-bugs
llvm-bugs at lists.llvm.org
Wed Feb 27 09:00:00 PST 2019
https://bugs.llvm.org/show_bug.cgi?id=40889
Bug ID: 40889
Summary: [AMDGPU][MC] DS offset0 modifier accepts 16-bit values
Product: libraries
Version: trunk
Hardware: PC
OS: All
Status: NEW
Severity: enhancement
Priority: P
Component: Backend: AMDGPU
Assignee: unassignedbugs at nondot.org
Reporter: dpreobrazhensky at luxoft.com
CC: llvm-bugs at lists.llvm.org
Using this modifier with values which do not fit in 8 bits should trigger an
error. Currently any 16-bit values are accepted:
ds_write2_b32 v1, v2, v3 offset0:0xFFFF
This code is assembled without errors. The result is equivalent to the
following code:
ds_write2_b32 v1, v2, v3 offset0:0xFF
--
You are receiving this mail because:
You are on the CC list for the bug.
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.llvm.org/pipermail/llvm-bugs/attachments/20190227/6535f3e4/attachment.html>
More information about the llvm-bugs
mailing list