[llvm-bugs] [Bug 24474] New: [AArch64] Improve load/store optimizer to handle load pairs with same dest register

[via llvm-bugs]

https://llvm.org/bugs/show_bug.cgi?id=24474

            Bug ID: 24474
           Summary: [AArch64] Improve load/store optimizer to handle load
                    pairs with same dest register
           Product: libraries
           Version: trunk
          Hardware: PC
                OS: Windows NT
            Status: NEW
          Severity: normal
          Priority: P
         Component: Backend: AArch64
          Assignee: mcrosier at codeaurora.org
          Reporter: mcrosier at codeaurora.org
                CC: bmakam at codeaurora.org, gberry at codeaurora.org,
                    ghoflehner at apple.com, james.molloy at arm.com,
                    junbuml at codeaurora.org, llvm-bugs at lists.llvm.org,
                    matze at braunis.de, mssimpso at codeaurora.org
    Classification: Unclassified

Currently, the AArch64 load/store optimizer fails to create load store pairs
when adjacent loads have the same destination register.  If we have a free
register, we can allocate a register to remove this dependency.

In r241920, Matthias enhanced the ARM load/store optimization pass to use
LivePhysRegs to find free registers instead of the RegisterScavenger.  We
should use LivePhysRegs in the AArch64 load/store optimizer as well.

-- 
You are receiving this mail because:
You are on the CC list for the bug.
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.llvm.org/pipermail/llvm-bugs/attachments/20150817/ade9e9c0/attachment.html>