[llvm-branch-commits] [llvm] [MIR][AMDGPU] Serialize register allocation anti-hints (PR #218073)

Syadus Sefat via llvm-branch-commits llvm-branch-commits at lists.llvm.org
Sat Sep 5 09:25:47 PDT 2026


================
@@ -231,6 +232,9 @@ template <> struct MappingTraits<VirtualRegisterDefinition> {
     // so a plain mapOptional with an empty default would still emit the keys
     // and change every existing test's output.
     // Skip the call on output when empty to keep them off entirely.
+    if (!YamlIO.outputting() || !Reg.AntiHints.empty())
+      YamlIO.mapOptional("anti-hints", Reg.AntiHints,
+                         std::vector<FlowStringValue>());
----------------
mssefat wrote:

We cannot use `{}` here because `DefaultT` cannot be deduced from it.

https://github.com/llvm/llvm-project/pull/218073


More information about the llvm-branch-commits mailing list