[llvm-branch-commits] [llvm] [X86] Cast atomic store in IR to support floats (PR #197861)

[via llvm-branch-commits]

================
@@ -1242,6 +1242,21 @@ def : Pat<(v4i32 (atomic_load_128_v4i32 addr:$src)),
 def : Pat<(v4i32 (atomic_load_128_v4i32 addr:$src)),
           (VMOVAPDZ128rm addr:$src)>, Requires<[HasAVX512]>;
 
+// store atomic <2 x i64>
----------------
jofrn wrote:

Right, I was wondering the same. I'll take a closer look. Thanks.

https://github.com/llvm/llvm-project/pull/197861