[llvm-branch-commits] [llvm] [AMDGPU] Physical register tracking in GCN trackers. (PR #184275)
Matt Arsenault via llvm-branch-commits
llvm-branch-commits at lists.llvm.org
Tue Mar 3 02:19:10 PST 2026
================
@@ -50,8 +52,32 @@ void GCNRegPressure::inc(unsigned Reg,
LaneBitmask PrevMask,
LaneBitmask NewMask,
const MachineRegisterInfo &MRI) {
+ const TargetRegisterInfo *TRI = MRI.getTargetRegisterInfo();
+ const SIRegisterInfo *STI = static_cast<const SIRegisterInfo *>(TRI);
+ const TargetRegisterClass *RC;
+ if (Register(Reg).isVirtual()) {
----------------
arsenm wrote:
The input should be REgistert o begin with
https://github.com/llvm/llvm-project/pull/184275
More information about the llvm-branch-commits
mailing list