[llvm-branch-commits] [llvm] [ThinLTO] Mark AssignGUIDPass as RequiredPassInfoMixin (PR #211987)

[Aiden Grossman via llvm-branch-commits]

https://github.com/boomanaiden154 updated https://github.com/llvm/llvm-project/pull/211987

>From 678ee281c72e317a7562708f4023855937749871 Mon Sep 17 00:00:00 2001
From: Aiden Grossman <aidengrossman at google.com>
Date: Sat, 25 Jul 2026 05:43:49 +0000
Subject: [PATCH] =?UTF-8?q?[=F0=9D=98=80=F0=9D=97=BD=F0=9D=97=BF]=20change?=
 =?UTF-8?q?s=20to=20main=20this=20commit=20is=20based=20on?=
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit

Created using spr 1.3.7

[skip ci]
---
 llvm/lib/Target/AArch64/AArch64.h               | 5 +++--
 llvm/lib/Target/AArch64/AArch64PassRegistry.def | 4 +++-
 llvm/lib/Target/AArch64/SVEShuffleOpts.cpp      | 6 +++---
 3 files changed, 9 insertions(+), 6 deletions(-)

diff --git a/llvm/lib/Target/AArch64/AArch64.h b/llvm/lib/Target/AArch64/AArch64.h
index 8ca35310b937e..bcf40a02e3cf5 100644
--- a/llvm/lib/Target/AArch64/AArch64.h
+++ b/llvm/lib/Target/AArch64/AArch64.h
@@ -206,11 +206,12 @@ void initializeAArch64SRLTDefineSuperRegsLegacyPass(PassRegistry &);
 void initializeSVEShuffleOptsPass(PassRegistry &);
 void initializeAArch64Arm64ECCallLoweringPass(PassRegistry &);
 
-class SVEShuffleOptsPass : public OptionalPassInfoMixin<SVEShuffleOptsPass> {
+class AArch64SVEShuffleOptsPass
+    : public OptionalPassInfoMixin<AArch64SVEShuffleOptsPass> {
   const AArch64TargetMachine &TM;
 
 public:
-  explicit SVEShuffleOptsPass(const AArch64TargetMachine &TM) : TM(TM) {}
+  explicit AArch64SVEShuffleOptsPass(const AArch64TargetMachine &TM) : TM(TM) {}
   LLVM_ABI PreservedAnalyses run(Loop &L, LoopAnalysisManager &AM,
                                  LoopStandardAnalysisResults &AR,
                                  LPMUpdater &U);
diff --git a/llvm/lib/Target/AArch64/AArch64PassRegistry.def b/llvm/lib/Target/AArch64/AArch64PassRegistry.def
index 1a44a6289efbf..5efc767b09e07 100644
--- a/llvm/lib/Target/AArch64/AArch64PassRegistry.def
+++ b/llvm/lib/Target/AArch64/AArch64PassRegistry.def
@@ -27,7 +27,9 @@ MODULE_PASS("aarch64-lower-homogeneous-prolog-epilog", AArch64LowerHomogeneousPr
 #ifndef LOOP_PASS
 #define LOOP_PASS(NAME, CREATE_PASS)
 #endif
-LOOP_PASS("aarch64-sve-shuffle-opts", SVEShuffleOptsPass(*static_cast<const AArch64TargetMachine *>(this)))
+LOOP_PASS(
+    "aarch64-sve-shuffle-opts",
+    AArch64SVEShuffleOptsPass(*static_cast<const AArch64TargetMachine *>(this)))
 #undef LOOP_PASS
 
 #ifndef MACHINE_FUNCTION_PASS
diff --git a/llvm/lib/Target/AArch64/SVEShuffleOpts.cpp b/llvm/lib/Target/AArch64/SVEShuffleOpts.cpp
index 61b32366153a9..9e87e4e41395b 100644
--- a/llvm/lib/Target/AArch64/SVEShuffleOpts.cpp
+++ b/llvm/lib/Target/AArch64/SVEShuffleOpts.cpp
@@ -273,9 +273,9 @@ INITIALIZE_PASS_END(SVEShuffleOpts, DEBUG_TYPE, name, false, false)
 
 Pass *llvm::createSVEShuffleOptsPass() { return new SVEShuffleOpts(); }
 
-PreservedAnalyses SVEShuffleOptsPass::run(Loop &L, LoopAnalysisManager &AM,
-                                          LoopStandardAnalysisResults &AR,
-                                          LPMUpdater &U) {
+PreservedAnalyses
+AArch64SVEShuffleOptsPass::run(Loop &L, LoopAnalysisManager &AM,
+                               LoopStandardAnalysisResults &AR, LPMUpdater &U) {
   const AArch64Subtarget &ST =
       *TM.getSubtargetImpl(*L.getHeader()->getParent());