[llvm-branch-commits] [llvm] [MIR][AMDGPU] Serialize register allocation anti-hints (PR #218073)

[Matt Arsenault via llvm-branch-commits]

================
@@ -772,6 +772,22 @@ bool MIRParserImpl::parseRegisterInfo(PerFunctionMIParsingState &PFS,
                          FlagStringValue.Value + "'");
       Info.Flags |= FlagValue;
     }
+    if (!VReg.AntiHints.empty() && Info.Kind != VRegInfo::NORMAL)
+      return error(VReg.AntiHints.front().SourceRange.Start,
+                   Twine("anti-hints can only be set for normal vregs"));
+
+    for (const auto &AntiHintValue : VReg.AntiHints) {
+      Register AntiHintReg;
+      if (parseRegisterReference(PFS, AntiHintReg, AntiHintValue.Value, Error))
+        return error(Error, AntiHintValue.SourceRange);
+
+      if (!AntiHintReg.isVirtual())
+        return error(AntiHintValue.SourceRange.Start,
+                     Twine("anti-hint '") + AntiHintValue.Value +
+                         "' must be a virtual register");
----------------
arsenm wrote:

```suggestion
                     "anti-hint '" + Twine(AntiHintValue.Value) +
                         "' must be a virtual register");
```

https://github.com/llvm/llvm-project/pull/218073