[llvm-branch-commits] [llvm] [RISCV] Support i64 accumulator for Zvdot4a8i partial reductions (PR #215517)

[Pengcheng Wang via llvm-branch-commits]

================
@@ -9921,7 +9921,7 @@ SDValue RISCVTargetLowering::lowerPARTIAL_REDUCE_MLA(SDValue Op,
 
     MVT NarrowVT = VT.changeVectorElementType(MVT::i32);
     if (VT.isScalableVector() &&
-        RISCVTargetLowering::getLMUL(NarrowVT) == RISCVVType::LMUL_1) {
+        RISCVTargetLowering::getLMUL(NarrowVT) > RISCVVType::LMUL_RESERVED) {
----------------
wangpc-pp wrote:

Done in https://github.com/llvm/llvm-project/pull/215517/commits/e1e72a21d60600f4c7c00e4481221a67f18f5bab.

https://github.com/llvm/llvm-project/pull/215517