[llvm-branch-commits] [llvm] [AArch64] Remove post-decoding instruction mutations (PR #156364)

via llvm-branch-commits llvm-branch-commits at lists.llvm.org
Mon Sep 1 11:09:55 PDT 2025


github-actions[bot] wrote:

<!--LLVM CODE FORMAT COMMENT: {clang-format}-->


:warning: C/C++ code formatter, clang-format found issues in your code. :warning:

<details>
<summary>
You can test this locally with the following command:
</summary>

``````````bash
git-clang-format --diff origin/main HEAD --extensions cpp,h -- llvm/lib/Target/AArch64/Disassembler/AArch64Disassembler.cpp llvm/lib/Target/AArch64/MCTargetDesc/AArch64MCTargetDesc.h
``````````

:warning:
The reproduction instructions above might return results for more than one PR
in a stack if you are using a stacked PR workflow. You can limit the results by
changing `origin/main` to the base branch/commit you want to compare against.
:warning:

</details>

<details>
<summary>
View the diff from clang-format here.
</summary>

``````````diff
diff --git a/llvm/lib/Target/AArch64/Disassembler/AArch64Disassembler.cpp b/llvm/lib/Target/AArch64/Disassembler/AArch64Disassembler.cpp
index 52cd68173..fb4930ea1 100644
--- a/llvm/lib/Target/AArch64/Disassembler/AArch64Disassembler.cpp
+++ b/llvm/lib/Target/AArch64/Disassembler/AArch64Disassembler.cpp
@@ -130,11 +130,13 @@ DecodeMatrixTileListRegisterClass(MCInst &Inst, unsigned RegMask,
   return Success;
 }
 
-static void DecodeMPRRegisterClass(MCInst &Inst, const MCDisassembler *Decoder) {
+static void DecodeMPRRegisterClass(MCInst &Inst,
+                                   const MCDisassembler *Decoder) {
   Inst.addOperand(MCOperand::createReg(AArch64::ZA));
 }
 
-static void DecodeZTRRegisterClass(MCInst &Inst, const MCDisassembler *Decoder) {
+static void DecodeZTRRegisterClass(MCInst &Inst,
+                                   const MCDisassembler *Decoder) {
   Inst.addOperand(MCOperand::createReg(AArch64::ZT0));
 }
 
@@ -149,7 +151,7 @@ static const MCPhysReg MatrixZATileDecoderTable[5][16] = {
      AArch64::ZAQ10, AArch64::ZAQ11, AArch64::ZAQ12, AArch64::ZAQ13,
      AArch64::ZAQ14, AArch64::ZAQ15}};
 
-template<unsigned NumBitsForTile>
+template <unsigned NumBitsForTile>
 static void DecodeMatrixTile(MCInst &Inst, const MCDisassembler *Decoder) {
   static_assert(NumBitsForTile == 0);
   Inst.addOperand(MCOperand::createReg(AArch64::ZAB0));

``````````

</details>


https://github.com/llvm/llvm-project/pull/156364


More information about the llvm-branch-commits mailing list