[llvm-branch-commits] [llvm] [AMDGPU] New RegBankSelect: Add rules for `G_PTRTOINT` and `G_INTTOPTR` (PR #142604)

[via llvm-branch-commits]

github-actions[bot] wrote:

<!--LLVM CODE FORMAT COMMENT: {clang-format}-->


:warning: C/C++ code formatter, clang-format found issues in your code. :warning:

<details>
<summary>
You can test this locally with the following command:
</summary>

``````````bash
git-clang-format --diff HEAD~1 HEAD --extensions cpp -- llvm/lib/Target/AMDGPU/AMDGPURegBankLegalizeRules.cpp
``````````

</details>

<details>
<summary>
View the diff from clang-format here.
</summary>

``````````diff
diff --git a/llvm/lib/Target/AMDGPU/AMDGPURegBankLegalizeRules.cpp b/llvm/lib/Target/AMDGPU/AMDGPURegBankLegalizeRules.cpp
index cbba57640..abf9de902 100644
--- a/llvm/lib/Target/AMDGPU/AMDGPURegBankLegalizeRules.cpp
+++ b/llvm/lib/Target/AMDGPU/AMDGPURegBankLegalizeRules.cpp
@@ -737,18 +737,18 @@ RegBankLegalizeRules::RegBankLegalizeRules(const GCNSubtarget &_ST,
       .Any({{DivP0}, {{VgprP0}, {VgprP0, Vgpr64}}});
 
   addRulesForGOpcs({G_INTTOPTR})
-      .Any({{UniPtr32},  {{SgprPtr32}, {Sgpr32}}})
-      .Any({{DivPtr32},  {{VgprPtr32}, {Vgpr32}}})
-      .Any({{UniPtr64},  {{SgprPtr64}, {Sgpr64}}})
-      .Any({{DivPtr64},  {{VgprPtr64}, {Vgpr64}}})
+      .Any({{UniPtr32}, {{SgprPtr32}, {Sgpr32}}})
+      .Any({{DivPtr32}, {{VgprPtr32}, {Vgpr32}}})
+      .Any({{UniPtr64}, {{SgprPtr64}, {Sgpr64}}})
+      .Any({{DivPtr64}, {{VgprPtr64}, {Vgpr64}}})
       .Any({{UniPtr128}, {{SgprPtr128}, {Sgpr128}}})
       .Any({{DivPtr128}, {{VgprPtr128}, {Vgpr128}}});
 
   addRulesForGOpcs({G_PTRTOINT})
-      .Any({{UniS32},  {{Sgpr32}, {SgprPtr32}}})
-      .Any({{DivS32},  {{Vgpr32}, {VgprPtr32}}})
-      .Any({{UniS64},  {{Sgpr64}, {SgprPtr64}}})
-      .Any({{DivS64},  {{Vgpr64}, {VgprPtr64}}})
+      .Any({{UniS32}, {{Sgpr32}, {SgprPtr32}}})
+      .Any({{DivS32}, {{Vgpr32}, {VgprPtr32}}})
+      .Any({{UniS64}, {{Sgpr64}, {SgprPtr64}}})
+      .Any({{DivS64}, {{Vgpr64}, {VgprPtr64}}})
       .Any({{UniS128}, {{Sgpr128}, {SgprPtr128}}})
       .Any({{DivS128}, {{Vgpr128}, {VgprPtr128}}});
 

``````````

</details>


https://github.com/llvm/llvm-project/pull/142604