[llvm-branch-commits] [llvm] AMDGPU/GlobalISel: Temporal divergence lowering i1 (PR #124299)
via llvm-branch-commits
llvm-branch-commits at lists.llvm.org
Mon Feb 24 09:22:08 PST 2025
github-actions[bot] wrote:
<!--LLVM CODE FORMAT COMMENT: {clang-format}-->
:warning: C/C++ code formatter, clang-format found issues in your code. :warning:
<details>
<summary>
You can test this locally with the following command:
</summary>
``````````bash
git-clang-format --diff a637e5612bfe21aa7e71209ac05924309ffc9fe5 55ebcb775ada7b5401ab3ce94996690f132d89b2 --extensions cpp -- llvm/lib/Target/AMDGPU/AMDGPUGlobalISelDivergenceLowering.cpp llvm/lib/Target/AMDGPU/AMDGPURegBankLegalizeRules.cpp
``````````
</details>
<details>
<summary>
View the diff from clang-format here.
</summary>
``````````diff
diff --git a/llvm/lib/Target/AMDGPU/AMDGPUGlobalISelDivergenceLowering.cpp b/llvm/lib/Target/AMDGPU/AMDGPUGlobalISelDivergenceLowering.cpp
index b5d3e66b05..ef4b1bd8f2 100644
--- a/llvm/lib/Target/AMDGPU/AMDGPUGlobalISelDivergenceLowering.cpp
+++ b/llvm/lib/Target/AMDGPU/AMDGPUGlobalISelDivergenceLowering.cpp
@@ -248,13 +248,13 @@ bool DivergenceLoweringHelper::lowerTemporalDivergenceI1() {
if (MRI->getType(Reg) != LLT::scalar(1))
continue;
- const MachineCycle * CachedLRC = LRCCache.lookup(Reg).first;
+ const MachineCycle *CachedLRC = LRCCache.lookup(Reg).first;
if (CachedLRC) {
LRC = CachedLRC->contains(LRC) ? CachedLRC : LRC;
assert(LRC->contains(CachedLRC));
}
- LRCCache[Reg]={LRC, {}};
+ LRCCache[Reg] = {LRC, {}};
}
for (auto LRCIter : LRCCache) {
@@ -283,7 +283,7 @@ bool DivergenceLoweringHelper::lowerTemporalDivergenceI1() {
buildMergeLaneMasks(*MBB, MBB->getFirstTerminator(), {}, MergedMask,
SSAUpdater.GetValueInMiddleOfBlock(MBB), Reg);
- LRCCache[Reg].second = MergedMask;
+ LRCCache[Reg].second = MergedMask;
}
for (auto [Reg, UseInst, Cycle] : MUI->getTemporalDivergenceList()) {
``````````
</details>
https://github.com/llvm/llvm-project/pull/124299
More information about the llvm-branch-commits
mailing list