[llvm-branch-commits] [llvm] [AMDGPU] Set inst_pref_size to maximum (PR #126981)

Matt Arsenault via llvm-branch-commits llvm-branch-commits at lists.llvm.org
Thu Feb 13 05:01:44 PST 2025


================
@@ -199,3 +201,28 @@ const MCExpr *SIProgramInfo::getPGMRSrc2(CallingConv::ID CC,
 
   return MCConstantExpr::create(0, Ctx);
 }
+
+uint64_t SIProgramInfo::getFunctionCodeSize(const MachineFunction &MF) {
+  if (!CodeSizeInBytes.has_value()) {
+    const GCNSubtarget &STM = MF.getSubtarget<GCNSubtarget>();
+    const SIInstrInfo *TII = STM.getInstrInfo();
+
+    uint64_t CodeSize = 0;
+
+    for (const MachineBasicBlock &MBB : MF) {
+      for (const MachineInstr &MI : MBB) {
----------------
arsenm wrote:

Just one of the ways this function is broken, it isn't accounting for the block alignments which will eventually be nop padded 

https://github.com/llvm/llvm-project/pull/126981


More information about the llvm-branch-commits mailing list