[llvm-branch-commits] [flang] [llvm] [flang][OpenMP] Use new modifiers in DEPEND/GRAINSIZE/NUM_TASKS (PR #117917)

via llvm-branch-commits llvm-branch-commits at lists.llvm.org
Wed Nov 27 11:55:57 PST 2024


github-actions[bot] wrote:

<!--LLVM CODE FORMAT COMMENT: {clang-format}-->


:warning: C/C++ code formatter, clang-format found issues in your code. :warning:

<details>
<summary>
You can test this locally with the following command:
</summary>

``````````bash
git-clang-format --diff 923638f04160c6c4a5fdf7afa309dcea3ec9fb7e 801c4bd8eea9ba8f7490b164aad0fc6b67cbb9b1 --extensions ,c,cpp,h -- clang/test/AST/ast-dump-cxx2b-deducing-this.cpp clang/test/Analysis/string_notnullterm.c clang/test/Analysis/void-call-exit-modelling.c clang/test/C/C23/n2412.c clang/test/CodeCompletion/keywords-cxx20.cpp clang/test/CodeGen/AArch64/sme-inline-callees-streaming-attrs.c clang/test/CodeGen/ubsan-trap-merge.c clang/test/Driver/loongarch-mdiv32.c clang/test/Driver/loongarch-mlamcas.c clang/test/SemaOpenACC/combined-construct-attach-ast.cpp clang/test/SemaOpenACC/combined-construct-attach-clause.c clang/test/SemaOpenACC/combined-construct-attach-clause.cpp clang/test/SemaOpenACC/combined-construct-deviceptr-ast.cpp clang/test/SemaOpenACC/combined-construct-deviceptr-clause.c clang/test/SemaOpenACC/combined-construct-deviceptr-clause.cpp clang/test/SemaOpenACC/combined-construct-present-ast.cpp clang/test/SemaOpenACC/combined-construct-present-clause.c clang/test/SemaOpenACC/combined-construct-present-clause.cpp clang/test/SemaOpenACC/combined-construct-wait-ast.cpp clang/test/SemaOpenACC/combined-construct-wait-clause.c clang/test/SemaOpenACC/combined-construct-wait-clause.cpp compiler-rt/lib/builtins/extendhfxf2.c compiler-rt/test/builtins/Unit/extendhfxf2_test.c libc/test/integration/startup/gpu/rpc_lane_test.cpp libcxx/include/__type_traits/detected_or.h libcxx/test/std/containers/sequences/vector/addressof.compile.pass.cpp llvm/include/llvm/DebugInfo/GSYM/CallSiteInfo.h llvm/include/llvm/IR/NVVMIntrinsicFlags.h llvm/lib/DebugInfo/GSYM/CallSiteInfo.cpp llvm/unittests/ADT/SmallVectorExtrasTest.cpp llvm/unittests/Target/AArch64/AArch64RegisterInfoTest.cpp bolt/include/bolt/Core/BinaryFunction.h bolt/include/bolt/Profile/DataAggregator.h bolt/lib/Core/BinaryContext.cpp bolt/lib/Core/BinaryFunction.cpp bolt/lib/Passes/ReorderFunctions.cpp bolt/lib/Profile/DataAggregator.cpp bolt/test/AArch64/data-at-0-offset.c bolt/test/AArch64/double_jump.cpp bolt/test/R_ABS.pic.lld.cpp bolt/test/runtime/X86/instrumentation-indirect.c bolt/test/runtime/bolt-reserved.cpp bolt/unittests/Core/MCPlusBuilder.cpp clang-tools-extra/clang-tidy/modernize/UseStartsEndsWithCheck.cpp clang-tools-extra/clangd/refactor/tweaks/DefineOutline.cpp clang-tools-extra/clangd/unittests/tweaks/DefineOutlineTests.cpp clang-tools-extra/test/clang-tidy/checkers/modernize/use-starts-ends-with.cpp clang/include/clang/Analysis/FlowSensitive/ASTOps.h clang/include/clang/Sema/Sema.h clang/include/clang/Sema/SemaHLSL.h clang/lib/AST/ByteCode/Compiler.cpp clang/lib/AST/ExprConstant.cpp clang/lib/Analysis/Consumed.cpp clang/lib/Analysis/FlowSensitive/ASTOps.cpp clang/lib/Analysis/FlowSensitive/Arena.cpp clang/lib/Analysis/FlowSensitive/DataflowEnvironment.cpp clang/lib/Analysis/FlowSensitive/Models/ChromiumCheckModel.cpp clang/lib/Analysis/IntervalPartition.cpp clang/lib/Analysis/UnsafeBufferUsage.cpp clang/lib/Basic/Targets/LoongArch.cpp clang/lib/Basic/Targets/LoongArch.h clang/lib/Basic/Targets/RISCV.cpp clang/lib/CodeGen/CGBuiltin.cpp clang/lib/CodeGen/CGCall.cpp clang/lib/CodeGen/CGExpr.cpp clang/lib/CodeGen/CGHLSLRuntime.cpp clang/lib/CodeGen/CGHLSLRuntime.h clang/lib/CodeGen/CodeGenModule.cpp clang/lib/CodeGen/TargetInfo.h clang/lib/CodeGen/Targets/AArch64.cpp clang/lib/Driver/ToolChains/Arch/LoongArch.cpp clang/lib/Driver/ToolChains/Clang.cpp clang/lib/Driver/ToolChains/Hexagon.cpp clang/lib/Format/Format.cpp clang/lib/Frontend/InitPreprocessor.cpp clang/lib/Headers/intrin.h clang/lib/Parse/ParseDeclCXX.cpp clang/lib/Parse/ParseHLSL.cpp clang/lib/Sema/HLSLExternalSemaSource.cpp clang/lib/Sema/SemaAMDGPU.cpp clang/lib/Sema/SemaAPINotes.cpp clang/lib/Sema/SemaChecking.cpp clang/lib/Sema/SemaCodeComplete.cpp clang/lib/Sema/SemaConcept.cpp clang/lib/Sema/SemaDecl.cpp clang/lib/Sema/SemaDeclAttr.cpp clang/lib/Sema/SemaDeclCXX.cpp clang/lib/Sema/SemaDeclObjC.cpp clang/lib/Sema/SemaExpr.cpp clang/lib/Sema/SemaExprMember.cpp clang/lib/Sema/SemaFunctionEffects.cpp clang/lib/Sema/SemaHLSL.cpp clang/lib/Sema/SemaOpenACC.cpp clang/lib/Sema/SemaOpenMP.cpp clang/lib/Sema/SemaOverload.cpp clang/lib/Sema/SemaStmt.cpp clang/lib/Sema/SemaTemplateInstantiate.cpp clang/lib/Sema/SemaTemplateInstantiateDecl.cpp clang/lib/Sema/SemaTemplateVariadic.cpp clang/lib/Sema/TreeTransform.h clang/lib/StaticAnalyzer/Core/BugReporter.cpp clang/lib/StaticAnalyzer/Core/ExplodedGraph.cpp clang/lib/StaticAnalyzer/Core/ExprEngineCallAndReturn.cpp clang/test/AST/ByteCode/c23.c clang/test/AST/ast-print-openacc-combined-construct.cpp clang/test/Analysis/analyzer-enabled-checkers.c clang/test/Analysis/bstring.cpp clang/test/Analysis/copy-elision.cpp clang/test/Analysis/cxx-uninitialized-object-unguarded-access.cpp clang/test/Analysis/std-c-library-functions-arg-enabled-checkers.c clang/test/Analysis/string.c clang/test/Analysis/string.cpp clang/test/CXX/temp/temp.deduct.guide/p3.cpp clang/test/CodeGen/AArch64/sve2p1-intrinsics/acle_sve2p1_extq.c clang/test/CodeGen/attr-cpuspecific.c clang/test/CodeGen/bounds-checking.c clang/test/CodeGen/builtins-elementwise-math.c clang/test/CodeGen/builtins-wasm.c clang/test/CodeGen/catch-undef-behavior.c clang/test/CodeGen/sanitize-coverage-gated-callbacks.c clang/test/Driver/fveclib.c clang/test/Driver/hexagon-toolchain-linux.c clang/test/Driver/loongarch-march.c clang/test/Driver/print-supported-extensions-riscv.c clang/test/Modules/compare-record.c clang/test/Modules/odr_hash.cpp clang/test/Preprocessor/init-aarch64.c clang/test/Preprocessor/init-loongarch.c clang/test/Preprocessor/init.c clang/test/Preprocessor/riscv-target-features.c clang/test/Sema/aarch64-sve2p1-intrinsics/acle_sve2p1_imm.cpp clang/test/Sema/builtin-counted-by-ref.c clang/test/Sema/constant_builtins_vector.cpp clang/test/SemaCXX/constexpr-return-non-void-cxx2b.cpp clang/test/SemaCXX/warn-unused-private-field.cpp clang/test/SemaOpenACC/combined-construct-auto_seq_independent-clauses.c clang/test/SemaOpenACC/combined-construct-default-clause.c clang/test/SemaOpenACC/combined-construct-device_type-clause.c clang/test/SemaOpenACC/compute-construct-varlist-ast.cpp clang/tools/clang-repl/ClangRepl.cpp clang/unittests/Analysis/FlowSensitive/ASTOpsTest.cpp compiler-rt/lib/asan/asan_interceptors.cpp compiler-rt/lib/interception/interception_win.cpp compiler-rt/lib/interception/interception_win.h compiler-rt/lib/interception/tests/interception_win_test.cpp compiler-rt/lib/rtsan/rtsan_interceptors_posix.cpp compiler-rt/lib/rtsan/tests/rtsan_test_interceptors_posix.cpp compiler-rt/lib/sanitizer_common/tests/sanitizer_libc_test.cpp compiler-rt/test/builtins/Unit/fp_test.h compiler-rt/test/profile/Linux/binary-id-offset.c flang/examples/FeatureList/FeatureList.cpp flang/include/flang/Evaluate/tools.h flang/include/flang/Lower/AbstractConverter.h flang/include/flang/Lower/PFTBuilder.h flang/include/flang/Optimizer/Analysis/AliasAnalysis.h flang/include/flang/Optimizer/Builder/IntrinsicCall.h flang/include/flang/Parser/dump-parse-tree.h flang/include/flang/Parser/parse-tree.h flang/include/flang/Runtime/CUDA/allocatable.h flang/include/flang/Semantics/openmp-modifiers.h flang/lib/Evaluate/intrinsics.cpp flang/lib/Evaluate/tools.cpp flang/lib/Lower/Bridge.cpp flang/lib/Lower/ConvertVariable.cpp flang/lib/Lower/OpenMP/Clauses.cpp flang/lib/Lower/OpenMP/Clauses.h flang/lib/Lower/OpenMP/OpenMP.cpp flang/lib/Optimizer/Analysis/AliasAnalysis.cpp flang/lib/Optimizer/Builder/IntrinsicCall.cpp flang/lib/Optimizer/CodeGen/Target.cpp flang/lib/Optimizer/OpenMP/LowerWorkshare.cpp flang/lib/Optimizer/Transforms/AddAliasTags.cpp flang/lib/Optimizer/Transforms/CUFOpConversion.cpp flang/lib/Parser/openmp-parsers.cpp flang/lib/Parser/parse-tree.cpp flang/lib/Parser/unparse.cpp flang/lib/Semantics/check-omp-structure.cpp flang/lib/Semantics/openmp-modifiers.cpp flang/runtime/CUDA/allocatable.cpp flang/unittests/Runtime/CommandTest.cpp libc/shared/rpc.h libc/src/__support/RPC/rpc_client.h libc/src/__support/common.h libc/src/string/memory_utils/op_x86.h libc/test/src/math/smoke/LdExpTest.h libc/utils/gpu/loader/Loader.h libc/utils/gpu/loader/amdgpu/amdhsa-loader.cpp libc/utils/gpu/server/rpc_server.cpp libcxx/include/__chrono/duration.h libcxx/include/__config libcxx/include/__memory/allocator_traits.h libcxx/include/__memory/unique_ptr.h libcxx/include/__split_buffer libcxx/include/__vector/vector.h libcxx/test/std/containers/sequences/vector/vector.cons/exceptions.pass.cpp lld/ELF/Arch/X86_64.cpp lld/MachO/Config.h lld/MachO/Driver.cpp lld/MachO/Writer.cpp lldb/include/lldb/Host/Socket.h lldb/include/lldb/Symbol/Block.h lldb/source/Core/PluginManager.cpp lldb/source/Host/common/Socket.cpp lldb/source/Host/posix/ConnectionFileDescriptorPosix.cpp lldb/source/Host/windows/MainLoopWindows.cpp lldb/source/Plugins/ObjectFile/Mach-O/ObjectFileMachO.cpp lldb/source/Plugins/Process/elf-core/ThreadElfCore.h lldb/source/Plugins/Process/gdb-remote/GDBRemoteCommunication.cpp lldb/source/Plugins/SymbolFile/Breakpad/SymbolFileBreakpad.cpp lldb/source/Plugins/SymbolFile/DWARF/SymbolFileDWARF.cpp lldb/source/Plugins/SymbolFile/NativePDB/SymbolFileNativePDB.cpp lldb/source/Plugins/SymbolFile/NativePDB/SymbolFileNativePDB.h lldb/source/Plugins/SymbolFile/PDB/SymbolFilePDB.cpp lldb/source/Symbol/Block.cpp lldb/source/Symbol/Function.cpp lldb/unittests/Host/MainLoopTest.cpp lldb/unittests/Host/SocketTest.cpp lldb/unittests/TestingSupport/Host/SocketTestUtilities.cpp lldb/unittests/debugserver/RNBSocketTest.cpp lldb/unittests/tools/lldb-server/tests/TestClient.cpp llvm/include/llvm/ADT/SmallVectorExtras.h llvm/include/llvm/CodeGen/BasicTTIImpl.h llvm/include/llvm/CodeGen/GlobalISel/RegBankSelect.h llvm/include/llvm/CodeGen/TargetInstrInfo.h llvm/include/llvm/DebugInfo/DWARF/DWARFTypePrinter.h llvm/include/llvm/DebugInfo/GSYM/FunctionInfo.h llvm/include/llvm/DebugInfo/GSYM/GsymCreator.h llvm/include/llvm/DebugInfo/GSYM/GsymReader.h llvm/include/llvm/Frontend/OpenMP/ClauseT.h llvm/include/llvm/Frontend/OpenMP/OMPIRBuilder.h llvm/include/llvm/IR/ConstantRangeList.h llvm/include/llvm/IR/Metadata.h llvm/include/llvm/IR/PatternMatch.h llvm/include/llvm/IR/VFABIDemangler.h llvm/include/llvm/MC/MCRegisterInfo.h llvm/include/llvm/ProfileData/MemProf.h llvm/include/llvm/ProfileData/MemProfReader.h llvm/include/llvm/TargetParser/LoongArchTargetParser.h llvm/lib/Analysis/BasicAliasAnalysis.cpp llvm/lib/Analysis/TargetLibraryInfo.cpp llvm/lib/AsmParser/LLParser.cpp llvm/lib/CGData/StableFunctionMap.cpp llvm/lib/CodeGen/AsmPrinter/DwarfDebug.cpp llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp llvm/lib/CodeGen/GlobalISel/RegBankSelect.cpp llvm/lib/CodeGen/GlobalMergeFunctions.cpp llvm/lib/CodeGen/IntrinsicLowering.cpp llvm/lib/CodeGen/MachineLateInstrsCleanup.cpp llvm/lib/CodeGen/MachineScheduler.cpp llvm/lib/CodeGen/MachineSink.cpp llvm/lib/CodeGen/SelectOptimize.cpp llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp llvm/lib/CodeGen/SelectionDAG/FastISel.cpp llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp llvm/lib/CodeGen/SelectionDAG/LegalizeIntegerTypes.cpp llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp llvm/lib/CodeGen/SjLjEHPrepare.cpp llvm/lib/DebugInfo/GSYM/FunctionInfo.cpp llvm/lib/DebugInfo/GSYM/GsymCreator.cpp llvm/lib/DebugInfo/GSYM/GsymReader.cpp llvm/lib/ExecutionEngine/Orc/OrcABISupport.cpp llvm/lib/Frontend/OpenMP/OMPIRBuilder.cpp llvm/lib/IR/ConstantRangeList.cpp llvm/lib/IR/Metadata.cpp llvm/lib/IR/VFABIDemangler.cpp llvm/lib/MCA/HardwareUnits/RegisterFile.cpp llvm/lib/ProfileData/MemProfReader.cpp llvm/lib/Target/AArch64/AArch64AsmPrinter.cpp llvm/lib/Target/AArch64/AArch64ISelLowering.cpp llvm/lib/Target/AArch64/AArch64ISelLowering.h llvm/lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp llvm/lib/Target/AArch64/AArch64RegisterInfo.cpp llvm/lib/Target/AArch64/GISel/AArch64LegalizerInfo.cpp llvm/lib/Target/AMDGPU/AMDGPU.h llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.h llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.h llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp llvm/lib/Target/AMDGPU/AMDGPUSplitModule.cpp llvm/lib/Target/AMDGPU/AMDGPUSubtarget.h llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.h llvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp llvm/lib/Target/AMDGPU/GCNHazardRecognizer.h llvm/lib/Target/AMDGPU/GCNSubtarget.h llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUInstPrinter.cpp llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUInstPrinter.h llvm/lib/Target/AMDGPU/SIISelLowering.cpp llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h llvm/lib/Target/DirectX/DXContainerGlobals.cpp llvm/lib/Target/DirectX/DXILOpLowering.cpp llvm/lib/Target/DirectX/DXILShaderFlags.cpp llvm/lib/Target/DirectX/DXILShaderFlags.h llvm/lib/Target/DirectX/DXILTranslateMetadata.cpp llvm/lib/Target/Hexagon/HexagonISelLoweringHVX.cpp llvm/lib/Target/LoongArch/LoongArchISelLowering.cpp llvm/lib/Target/LoongArch/LoongArchISelLowering.h llvm/lib/Target/M68k/M68kInstrInfo.cpp llvm/lib/Target/M68k/M68kRegisterInfo.h llvm/lib/Target/NVPTX/MCTargetDesc/NVPTXInstPrinter.cpp llvm/lib/Target/NVPTX/MCTargetDesc/NVPTXInstPrinter.h llvm/lib/Target/NVPTX/NVPTXISelDAGToDAG.cpp llvm/lib/Target/NVPTX/NVPTXISelDAGToDAG.h llvm/lib/Target/NVPTX/NVPTXISelLowering.cpp llvm/lib/Target/PowerPC/PPCISelLowering.cpp llvm/lib/Target/PowerPC/PPCISelLowering.h llvm/lib/Target/RISCV/GISel/RISCVLegalizerInfo.cpp llvm/lib/Target/RISCV/MCTargetDesc/RISCVBaseInfo.h llvm/lib/Target/RISCV/MCTargetDesc/RISCVMCCodeEmitter.cpp llvm/lib/Target/RISCV/RISCVFrameLowering.cpp llvm/lib/Target/RISCV/RISCVFrameLowering.h llvm/lib/Target/RISCV/RISCVISelLowering.cpp llvm/lib/Target/RISCV/RISCVInstrInfo.cpp llvm/lib/Target/RISCV/RISCVInstrInfo.h llvm/lib/Target/RISCV/RISCVRegisterInfo.cpp llvm/lib/Target/RISCV/RISCVSubtarget.cpp llvm/lib/Target/RISCV/RISCVSubtarget.h llvm/lib/Target/RISCV/RISCVTargetTransformInfo.cpp llvm/lib/Target/WebAssembly/WebAssemblyISelLowering.cpp llvm/lib/Target/X86/MCTargetDesc/X86AsmBackend.cpp llvm/lib/Target/X86/MCTargetDesc/X86ELFObjectWriter.cpp llvm/lib/Target/X86/MCTargetDesc/X86FixupKinds.h llvm/lib/Target/X86/MCTargetDesc/X86MCCodeEmitter.cpp llvm/lib/Target/X86/MCTargetDesc/X86MachObjectWriter.cpp llvm/lib/Target/X86/MCTargetDesc/X86WinCOFFObjectWriter.cpp llvm/lib/Target/X86/X86ISelLowering.cpp llvm/lib/TargetParser/Host.cpp llvm/lib/TargetParser/LoongArchTargetParser.cpp llvm/lib/TargetParser/TargetParser.cpp llvm/lib/Transforms/IPO/AlwaysInliner.cpp llvm/lib/Transforms/IPO/FunctionImport.cpp llvm/lib/Transforms/InstCombine/InstCombineAddSub.cpp llvm/lib/Transforms/InstCombine/InstCombineCalls.cpp llvm/lib/Transforms/InstCombine/InstCombineCasts.cpp llvm/lib/Transforms/InstCombine/InstCombineCompares.cpp llvm/lib/Transforms/Instrumentation/SanitizerCoverage.cpp llvm/lib/Transforms/Scalar/ConstraintElimination.cpp llvm/lib/Transforms/Scalar/LICM.cpp llvm/lib/Transforms/Scalar/SimpleLoopUnswitch.cpp llvm/lib/Transforms/Scalar/StructurizeCFG.cpp llvm/lib/Transforms/Utils/Local.cpp llvm/lib/Transforms/Utils/SimplifyCFG.cpp llvm/lib/Transforms/Vectorize/SLPVectorizer.cpp llvm/lib/Transforms/Vectorize/VPlan.h llvm/tools/llvm-gsymutil/llvm-gsymutil.cpp llvm/tools/llvm-reduce/deltas/ReduceDistinctMetadata.cpp llvm/unittests/AsmParser/AsmParserTest.cpp llvm/unittests/DebugInfo/DWARF/DWARFDieTest.cpp llvm/unittests/DebugInfo/GSYM/GSYMTest.cpp llvm/unittests/ProfileData/MemProfTest.cpp llvm/unittests/TargetParser/RISCVISAInfoTest.cpp llvm/utils/TableGen/AsmMatcherEmitter.cpp llvm/utils/TableGen/RegisterInfoEmitter.cpp mlir/include/mlir/Conversion/ArithCommon/AttrToLLVMConverter.h mlir/include/mlir/Dialect/Bufferization/Transforms/Bufferize.h mlir/include/mlir/Dialect/Func/Transforms/Passes.h mlir/include/mlir/Dialect/Linalg/Transforms/Transforms.h mlir/include/mlir/IR/AffineMap.h mlir/include/mlir/IR/Matchers.h mlir/lib/Conversion/ArithToLLVM/ArithToLLVM.cpp mlir/lib/Conversion/GPUToLLVMSPV/GPUToLLVMSPV.cpp mlir/lib/Conversion/MemRefToLLVM/MemRefToLLVM.cpp mlir/lib/Conversion/TensorToLinalg/TensorToLinalg.cpp mlir/lib/Conversion/TosaToLinalg/TosaToLinalg.cpp mlir/lib/Dialect/Affine/IR/AffineOps.cpp mlir/lib/Dialect/Arith/IR/ArithOps.cpp mlir/lib/Dialect/Bufferization/IR/BufferizableOpInterface.cpp mlir/lib/Dialect/Bufferization/Transforms/BufferUtils.cpp mlir/lib/Dialect/Bufferization/Transforms/Bufferize.cpp mlir/lib/Dialect/LLVMIR/IR/LLVMInterfaces.cpp mlir/lib/Dialect/Linalg/IR/LinalgInterfaces.cpp mlir/lib/Dialect/Linalg/IR/LinalgOps.cpp mlir/lib/Dialect/Linalg/TransformOps/LinalgTransformOps.cpp mlir/lib/Dialect/Linalg/Transforms/DropUnitDims.cpp mlir/lib/Dialect/Linalg/Transforms/ElementwiseOpFusion.cpp mlir/lib/Dialect/Linalg/Transforms/Tiling.cpp mlir/lib/Dialect/Linalg/Transforms/Transforms.cpp mlir/lib/Dialect/Linalg/Transforms/Vectorization.cpp mlir/lib/Dialect/SCF/Transforms/BufferizableOpInterfaceImpl.cpp mlir/lib/Dialect/SPIRV/IR/MemoryOps.cpp mlir/lib/Dialect/Shape/IR/Shape.cpp mlir/lib/Dialect/Tensor/Transforms/BufferizableOpInterfaceImpl.cpp mlir/lib/IR/AffineMap.cpp mlir/lib/IR/Operation.cpp mlir/lib/IR/TypeUtilities.cpp mlir/lib/Interfaces/DataLayoutInterfaces.cpp mlir/lib/Interfaces/Utils/InferIntRangeCommon.cpp mlir/lib/Target/LLVMIR/AttrKindDetail.h mlir/lib/Target/LLVMIR/Dialect/OpenMP/OpenMPToLLVMIRTranslation.cpp mlir/lib/Target/LLVMIR/ModuleImport.cpp mlir/lib/Target/LLVMIR/ModuleTranslation.cpp mlir/test/CAPI/ir.c mlir/test/lib/Dialect/Linalg/TestLinalgTransforms.cpp mlir/tools/mlir-tblgen/BytecodeDialectGen.cpp mlir/tools/mlir-tblgen/OpFormatGen.cpp mlir/unittests/IR/AffineMapTest.cpp offload/plugins-nextgen/common/src/RPC.cpp libc/shared/rpc_opcodes.h
``````````

</details>

<details>
<summary>
View the diff from clang-format here.
</summary>

``````````diff
diff --git a/flang/lib/Parser/openmp-parsers.cpp b/flang/lib/Parser/openmp-parsers.cpp
index 44465fd787..1d3dd51860 100644
--- a/flang/lib/Parser/openmp-parsers.cpp
+++ b/flang/lib/Parser/openmp-parsers.cpp
@@ -229,8 +229,8 @@ TYPE_PARSER(sourced(construct<OmpFromClause::Modifier>(
         construct<OmpFromClause::Modifier>(Parser<OmpMapper>{}) ||
         construct<OmpFromClause::Modifier>(Parser<OmpIterator>{})))))
 
-TYPE_PARSER(sourced(construct<OmpGrainsizeClause::Modifier>(
-    Parser<OmpPrescriptiveness>{})))
+TYPE_PARSER(sourced(
+    construct<OmpGrainsizeClause::Modifier>(Parser<OmpPrescriptiveness>{})))
 
 TYPE_PARSER(sourced(construct<OmpMapClause::Modifier>(
     sourced(construct<OmpMapClause::Modifier>(Parser<OmpMapTypeModifier>{}) ||
@@ -241,8 +241,8 @@ TYPE_PARSER(sourced(construct<OmpMapClause::Modifier>(
 TYPE_PARSER(
     sourced(construct<OmpOrderClause::Modifier>(Parser<OmpOrderModifier>{})))
 
-TYPE_PARSER(sourced(construct<OmpNumTasksClause::Modifier>(
-    Parser<OmpPrescriptiveness>{})))
+TYPE_PARSER(sourced(
+    construct<OmpNumTasksClause::Modifier>(Parser<OmpPrescriptiveness>{})))
 
 TYPE_PARSER(sourced(construct<OmpReductionClause::Modifier>(sourced(
     construct<OmpReductionClause::Modifier>(Parser<OmpReductionModifier>{}) ||
@@ -405,8 +405,7 @@ TYPE_CONTEXT_PARSER("Omp Depend clause"_en_US,
         construct<OmpDependClause>(construct<OmpDependClause::TaskDep>(
             maybe(nonemptyList(Parser<OmpDependClause::TaskDep::Modifier>{}) /
                 ": "),
-            Parser<OmpObjectList>{}))
-))
+            Parser<OmpObjectList>{}))))
 
 TYPE_CONTEXT_PARSER("Omp Doacross clause"_en_US,
     construct<OmpDoacrossClause>(Parser<OmpDoacross>{}))
diff --git a/llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp b/llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp
index c0e01a020e..fcc6aa4ec5 100644
--- a/llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp
+++ b/llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp
@@ -3569,7 +3569,7 @@ static std::pair<unsigned, uint8_t> BitOp3_Op(SDValue In,
     //                          1     0     1
     //                          1     1     0
     //                          1     1     1
-    const uint8_t SrcBits[3] = { 0xf0, 0xcc, 0xaa };
+    const uint8_t SrcBits[3] = {0xf0, 0xcc, 0xaa};
 
     if (auto *C = dyn_cast<ConstantSDNode>(Op)) {
       if (C->isAllOnes()) {
@@ -3630,8 +3630,7 @@ static std::pair<unsigned, uint8_t> BitOp3_Op(SDValue In,
     SDValue RHS = In.getOperand(1);
 
     SmallVector<SDValue, 3> Backup(Src.begin(), Src.end());
-    if (!getOperandBits(LHS, LHSBits) ||
-        !getOperandBits(RHS, RHSBits)) {
+    if (!getOperandBits(LHS, LHSBits) || !getOperandBits(RHS, RHSBits)) {
       Src = Backup;
       return std::make_pair(0, 0);
     }
diff --git a/llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.h b/llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.h
index 7e61eb4706..3906ede252 100644
--- a/llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.h
+++ b/llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.h
@@ -243,7 +243,7 @@ private:
   bool SelectVOP3PMadMixMods(SDValue In, SDValue &Src, SDValue &SrcMods) const;
 
   bool SelectBITOP3(SDValue In, SDValue &Src0, SDValue &Src1, SDValue &Src2,
-                   SDValue &Tbl) const;
+                    SDValue &Tbl) const;
 
   SDValue getHi16Elt(SDValue In) const;
 
diff --git a/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp b/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp
index 71d23f9fe3..caa250e9f7 100644
--- a/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp
+++ b/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp
@@ -3661,7 +3661,7 @@ static std::pair<unsigned, uint8_t> BitOp3_Op(Register R,
     //                          1     0     1
     //                          1     1     0
     //                          1     1     1
-    const uint8_t SrcBits[3] = { 0xf0, 0xcc, 0xaa };
+    const uint8_t SrcBits[3] = {0xf0, 0xcc, 0xaa};
 
     if (mi_match(Op, MRI, m_AllOnesInt())) {
       Bits = 0xff;
@@ -3718,8 +3718,7 @@ static std::pair<unsigned, uint8_t> BitOp3_Op(Register R,
     Register RHS = getSrcRegIgnoringCopies(MI->getOperand(2).getReg(), MRI);
 
     SmallVector<Register, 3> Backup(Src.begin(), Src.end());
-    if (!getOperandBits(LHS, LHSBits) ||
-        !getOperandBits(RHS, RHSBits)) {
+    if (!getOperandBits(LHS, LHSBits) || !getOperandBits(RHS, RHSBits)) {
       Src = Backup;
       return std::make_pair(0, 0);
     }
@@ -3809,9 +3808,8 @@ bool AMDGPUInstructionSelector::selectBITOP3(MachineInstr &MI) const {
       --CBL;
       continue;
     }
-    Register NewReg =  MRI->createVirtualRegister(&AMDGPU::VGPR_32RegClass);
-    BuildMI(*MBB, MI, DL, TII.get(AMDGPU::COPY), NewReg)
-        .addReg(Src[I]);
+    Register NewReg = MRI->createVirtualRegister(&AMDGPU::VGPR_32RegClass);
+    BuildMI(*MBB, MI, DL, TII.get(AMDGPU::COPY), NewReg).addReg(Src[I]);
     Src[I] = NewReg;
   }
 
@@ -3832,8 +3830,7 @@ bool AMDGPUInstructionSelector::selectBITOP3(MachineInstr &MI) const {
   MIB.addReg(Src[1]);
   if (!IsB32)
     MIB.addImm(0); // src_mod2
-  MIB.addReg(Src[2])
-     .addImm(TTbl);
+  MIB.addReg(Src[2]).addImm(TTbl);
   if (!IsB32)
     MIB.addImm(0); // op_sel
 
@@ -6072,8 +6069,9 @@ void AMDGPUInstructionSelector::renderSrcAndDstSelToOpSelXForm_2_0(
 void AMDGPUInstructionSelector::renderDstSelToOpSel3XFormXForm(
     MachineInstrBuilder &MIB, const MachineInstr &MI, int OpIdx) const {
   assert(OpIdx >= 0 && "expected to match an immediate operand");
-  MIB.addImm(
-      (MI.getOperand(OpIdx).getImm() & 0x2) ? (int64_t)SISrcMods::DST_OP_SEL  : 0);
+  MIB.addImm((MI.getOperand(OpIdx).getImm() & 0x2)
+                 ? (int64_t)SISrcMods::DST_OP_SEL
+                 : 0);
 }
 
 void AMDGPUInstructionSelector::renderExtractCPol(MachineInstrBuilder &MIB,
diff --git a/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.h b/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.h
index d294300be4..6b2995019d 100644
--- a/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.h
+++ b/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.h
@@ -363,7 +363,7 @@ private:
                                           int OpIdx) const;
 
   void renderDstSelToOpSel3XFormXForm(MachineInstrBuilder &MIB,
-                                const MachineInstr &MI, int OpIdx) const;
+                                      const MachineInstr &MI, int OpIdx) const;
 
   void renderNegateImm(MachineInstrBuilder &MIB, const MachineInstr &MI,
                        int OpIdx) const;
diff --git a/llvm/lib/Target/AMDGPU/AMDGPUSubtarget.h b/llvm/lib/Target/AMDGPU/AMDGPUSubtarget.h
index c5c951b58b..e7569615da 100644
--- a/llvm/lib/Target/AMDGPU/AMDGPUSubtarget.h
+++ b/llvm/lib/Target/AMDGPU/AMDGPUSubtarget.h
@@ -187,9 +187,13 @@ public:
 
   bool hasFP4ConversionScaleInsts() const { return HasFP4ConversionScaleInsts; }
 
-  bool hasFP6BF6ConversionScaleInsts() const { return HasFP6BF6ConversionScaleInsts; }
+  bool hasFP6BF6ConversionScaleInsts() const {
+    return HasFP6BF6ConversionScaleInsts;
+  }
 
-  bool hasF16BF16ToFP6BF6ConversionScaleInsts() const { return HasF16BF16ToFP6BF6ConversionScaleInsts; }
+  bool hasF16BF16ToFP6BF6ConversionScaleInsts() const {
+    return HasF16BF16ToFP6BF6ConversionScaleInsts;
+  }
 
   bool hasF32ToF16BF16ConversionSRInsts() const {
     return HasF32ToF16BF16ConversionSRInsts;
diff --git a/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp b/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp
index 5908351805..d904be3a1f 100644
--- a/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp
+++ b/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp
@@ -1539,7 +1539,8 @@ unsigned AMDGPUDisassembler::getVgprClassId(const OpWidthTy Width) const {
   case OPWV232: return VReg_64RegClassID;
   case OPW96: return VReg_96RegClassID;
   case OPW128: return VReg_128RegClassID;
-  case OPW192: return VReg_192RegClassID;
+  case OPW192:
+    return VReg_192RegClassID;
   case OPW160: return VReg_160RegClassID;
   case OPW256: return VReg_256RegClassID;
   case OPW288: return VReg_288RegClassID;
diff --git a/llvm/lib/Target/AMDGPU/GCNSubtarget.h b/llvm/lib/Target/AMDGPU/GCNSubtarget.h
index ea5e159fdd..7daf7980c0 100644
--- a/llvm/lib/Target/AMDGPU/GCNSubtarget.h
+++ b/llvm/lib/Target/AMDGPU/GCNSubtarget.h
@@ -828,13 +828,9 @@ public:
     return HasDot11Insts;
   }
 
-  bool hasDot12Insts() const {
-    return HasDot12Insts;
-  }
+  bool hasDot12Insts() const { return HasDot12Insts; }
 
-  bool hasDot13Insts() const {
-    return HasDot13Insts;
-  }
+  bool hasDot13Insts() const { return HasDot13Insts; }
 
   bool hasMAIInsts() const {
     return HasMAIInsts;
@@ -1349,9 +1345,7 @@ public:
     return HasMinimum3Maximum3F16;
   }
 
-  bool hasMinimum3Maximum3PKF16() const {
-    return HasMinimum3Maximum3PKF16;
-  }
+  bool hasMinimum3Maximum3PKF16() const { return HasMinimum3Maximum3PKF16; }
 
   /// \returns The maximum number of instructions that can be enclosed in an
   /// S_CLAUSE on the given subtarget, or 0 for targets that do not support that
diff --git a/llvm/lib/Target/RISCV/GISel/RISCVLegalizerInfo.cpp b/llvm/lib/Target/RISCV/GISel/RISCVLegalizerInfo.cpp
index a6c514d912..ecc602b84c 100644
--- a/llvm/lib/Target/RISCV/GISel/RISCVLegalizerInfo.cpp
+++ b/llvm/lib/Target/RISCV/GISel/RISCVLegalizerInfo.cpp
@@ -574,8 +574,8 @@ RISCVLegalizerInfo::RISCVLegalizerInfo(const RISCVSubtarget &ST)
                                G_INTRINSIC_ROUNDEVEN})
       .libcallFor({s32, s64});
 
-  getActionDefinitionsBuilder(
-      {G_FCOS, G_FSIN, G_FPOW, G_FLOG, G_FLOG2, G_FLOG10, G_FEXP, G_FEXP2, G_FEXP10})
+  getActionDefinitionsBuilder({G_FCOS, G_FSIN, G_FPOW, G_FLOG, G_FLOG2,
+                               G_FLOG10, G_FEXP, G_FEXP2, G_FEXP10})
       .libcallFor({s32, s64});
 
   getActionDefinitionsBuilder(G_VASTART).customFor({p0});
diff --git a/llvm/lib/Target/RISCV/RISCVFrameLowering.cpp b/llvm/lib/Target/RISCV/RISCVFrameLowering.cpp
index 2da32fece0..939dcb2f81 100644
--- a/llvm/lib/Target/RISCV/RISCVFrameLowering.cpp
+++ b/llvm/lib/Target/RISCV/RISCVFrameLowering.cpp
@@ -718,7 +718,7 @@ void RISCVFrameLowering::emitPrologue(MachineFunction &MF,
     unsigned CFIIndex = MF.addFrameInst(
         MCCFIInstruction::cfiDefCfaOffset(nullptr, RealStackSize));
     allocateStack(MBB, MBBI, StackOffset::getFixed(-StackSize),
-		  /*EmitCFI=*/ true, CFIIndex);
+                  /*EmitCFI=*/true, CFIIndex);
   }
 
   // The frame pointer is callee-saved, and code has been generated for us to
diff --git a/llvm/lib/Target/RISCV/RISCVISelLowering.cpp b/llvm/lib/Target/RISCV/RISCVISelLowering.cpp
index 329b42d621..e6c386c940 100644
--- a/llvm/lib/Target/RISCV/RISCVISelLowering.cpp
+++ b/llvm/lib/Target/RISCV/RISCVISelLowering.cpp
@@ -495,10 +495,10 @@ RISCVTargetLowering::RISCVTargetLowering(const TargetMachine &TM,
     setOperationAction(
         ISD::FNEARBYINT, MVT::f16,
         Subtarget.hasStdExtZfh() && Subtarget.hasStdExtZfa() ? Legal : Promote);
-    setOperationAction({ISD::FREM, ISD::FPOW, ISD::FPOWI,
-                        ISD::FCOS, ISD::FSIN, ISD::FSINCOS, ISD::FEXP,
-                        ISD::FEXP2, ISD::FEXP10, ISD::FLOG, ISD::FLOG2,
-                        ISD::FLOG10, ISD::FLDEXP, ISD::FFREXP},
+    setOperationAction({ISD::FREM, ISD::FPOW, ISD::FPOWI, ISD::FCOS, ISD::FSIN,
+                        ISD::FSINCOS, ISD::FEXP, ISD::FEXP2, ISD::FEXP10,
+                        ISD::FLOG, ISD::FLOG2, ISD::FLOG10, ISD::FLDEXP,
+                        ISD::FFREXP},
                        MVT::f16, Promote);
 
     // FIXME: Need to promote f16 STRICT_* to f32 libcalls, but we don't have

``````````

</details>


https://github.com/llvm/llvm-project/pull/117917


More information about the llvm-branch-commits mailing list