[llvm-branch-commits] [llvm] release/18.x Revert "[SLP]Fix a crash if the argument of call was affected by minbitwidth analysis." (PR #91682)
via llvm-branch-commits
llvm-branch-commits at lists.llvm.org
Thu May 9 16:56:04 PDT 2024
https://github.com/AtariDreams created https://github.com/llvm/llvm-project/pull/91682
After reconsidering the words of @nikic, I have decided to revisit the patches I suggested be backported. Upon further analysis, I think there is a high likelihood that this change added to release 18.x was referencing a crash that was caused by a PR that isn't added.
I will, however, keep the test that was added just in case.
This reverts commit 6e071cf30599e821be56b75e6041cfedb7872216.
>From 4a701c9109c255acadd68ab20cb3aebeefc045c6 Mon Sep 17 00:00:00 2001
From: Rose <gfunni234 at gmail.com>
Date: Thu, 9 May 2024 19:52:24 -0400
Subject: [PATCH] Revert "[SLP]Fix a crash if the argument of call was affected
by minbitwidth analysis."
This reverts commit 6e071cf30599e821be56b75e6041cfedb7872216.
---
.../Transforms/Vectorize/SLPVectorizer.cpp | 21 +----
.../X86/call-arg-reduced-by-minbitwidth.ll | 82 -------------------
2 files changed, 1 insertion(+), 102 deletions(-)
delete mode 100644 llvm/test/Transforms/SLPVectorizer/X86/call-arg-reduced-by-minbitwidth.ll
diff --git a/llvm/lib/Transforms/Vectorize/SLPVectorizer.cpp b/llvm/lib/Transforms/Vectorize/SLPVectorizer.cpp
index 1fbd69e38eaee..0a9e2c7f49f55 100644
--- a/llvm/lib/Transforms/Vectorize/SLPVectorizer.cpp
+++ b/llvm/lib/Transforms/Vectorize/SLPVectorizer.cpp
@@ -11653,12 +11653,12 @@ Value *BoUpSLP::vectorizeTree(TreeEntry *E, bool PostponedPHIs) {
if (UseIntrinsic && isVectorIntrinsicWithOverloadTypeAtArg(ID, -1))
TysForDecl.push_back(
FixedVectorType::get(CI->getType(), E->Scalars.size()));
- auto *CEI = cast<CallInst>(VL0);
for (unsigned I : seq<unsigned>(0, CI->arg_size())) {
ValueList OpVL;
// Some intrinsics have scalar arguments. This argument should not be
// vectorized.
if (UseIntrinsic && isVectorIntrinsicWithScalarOpAtArg(ID, I)) {
+ CallInst *CEI = cast<CallInst>(VL0);
ScalarArg = CEI->getArgOperand(I);
OpVecs.push_back(CEI->getArgOperand(I));
if (isVectorIntrinsicWithOverloadTypeAtArg(ID, I))
@@ -11671,25 +11671,6 @@ Value *BoUpSLP::vectorizeTree(TreeEntry *E, bool PostponedPHIs) {
LLVM_DEBUG(dbgs() << "SLP: Diamond merged for " << *VL0 << ".\n");
return E->VectorizedValue;
}
- auto GetOperandSignedness = [&](unsigned Idx) {
- const TreeEntry *OpE = getOperandEntry(E, Idx);
- bool IsSigned = false;
- auto It = MinBWs.find(OpE);
- if (It != MinBWs.end())
- IsSigned = It->second.second;
- else
- IsSigned = any_of(OpE->Scalars, [&](Value *R) {
- return !isKnownNonNegative(R, SimplifyQuery(*DL));
- });
- return IsSigned;
- };
- ScalarArg = CEI->getArgOperand(I);
- if (cast<VectorType>(OpVec->getType())->getElementType() !=
- ScalarArg->getType()) {
- auto *CastTy = FixedVectorType::get(ScalarArg->getType(),
- VecTy->getNumElements());
- OpVec = Builder.CreateIntCast(OpVec, CastTy, GetOperandSignedness(I));
- }
LLVM_DEBUG(dbgs() << "SLP: OpVec[" << I << "]: " << *OpVec << "\n");
OpVecs.push_back(OpVec);
if (UseIntrinsic && isVectorIntrinsicWithOverloadTypeAtArg(ID, I))
diff --git a/llvm/test/Transforms/SLPVectorizer/X86/call-arg-reduced-by-minbitwidth.ll b/llvm/test/Transforms/SLPVectorizer/X86/call-arg-reduced-by-minbitwidth.ll
deleted file mode 100644
index 49e89feb475b9..0000000000000
--- a/llvm/test/Transforms/SLPVectorizer/X86/call-arg-reduced-by-minbitwidth.ll
+++ /dev/null
@@ -1,82 +0,0 @@
-; NOTE: Assertions have been autogenerated by utils/update_test_checks.py UTC_ARGS: --version 4
-; RUN: opt -S --passes=slp-vectorizer -mtriple=x86_64-pc-windows-msvc19.34.0 < %s | FileCheck %s
-
-define void @test(ptr %0, i8 %1, i1 %cmp12.i) {
-; CHECK-LABEL: define void @test(
-; CHECK-SAME: ptr [[TMP0:%.*]], i8 [[TMP1:%.*]], i1 [[CMP12_I:%.*]]) {
-; CHECK-NEXT: entry:
-; CHECK-NEXT: [[TMP2:%.*]] = insertelement <8 x i1> poison, i1 [[CMP12_I]], i32 0
-; CHECK-NEXT: [[TMP3:%.*]] = shufflevector <8 x i1> [[TMP2]], <8 x i1> poison, <8 x i32> zeroinitializer
-; CHECK-NEXT: [[TMP4:%.*]] = insertelement <8 x i8> poison, i8 [[TMP1]], i32 0
-; CHECK-NEXT: [[TMP5:%.*]] = shufflevector <8 x i8> [[TMP4]], <8 x i8> poison, <8 x i32> zeroinitializer
-; CHECK-NEXT: br label [[PRE:%.*]]
-; CHECK: pre:
-; CHECK-NEXT: [[TMP6:%.*]] = zext <8 x i8> [[TMP5]] to <8 x i32>
-; CHECK-NEXT: [[TMP7:%.*]] = call <8 x i32> @llvm.umax.v8i32(<8 x i32> [[TMP6]], <8 x i32> <i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1>)
-; CHECK-NEXT: [[TMP8:%.*]] = add <8 x i32> [[TMP7]], <i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1>
-; CHECK-NEXT: [[TMP9:%.*]] = select <8 x i1> [[TMP3]], <8 x i32> [[TMP8]], <8 x i32> [[TMP6]]
-; CHECK-NEXT: [[TMP10:%.*]] = trunc <8 x i32> [[TMP9]] to <8 x i8>
-; CHECK-NEXT: store <8 x i8> [[TMP10]], ptr [[TMP0]], align 1
-; CHECK-NEXT: br label [[PRE]]
-;
-entry:
- %idx11 = getelementptr i8, ptr %0, i64 1
- %idx22 = getelementptr i8, ptr %0, i64 2
- %idx33 = getelementptr i8, ptr %0, i64 3
- %idx44 = getelementptr i8, ptr %0, i64 4
- %idx55 = getelementptr i8, ptr %0, i64 5
- %idx66 = getelementptr i8, ptr %0, i64 6
- %idx77 = getelementptr i8, ptr %0, i64 7
- br label %pre
-
-pre:
- %conv.i = zext i8 %1 to i32
- %2 = tail call i32 @llvm.umax.i32(i32 %conv.i, i32 1)
- %.sroa.speculated.i = add i32 %2, 1
- %intensity.0.i = select i1 %cmp12.i, i32 %.sroa.speculated.i, i32 %conv.i
- %conv14.i = trunc i32 %intensity.0.i to i8
- store i8 %conv14.i, ptr %0, align 1
- %conv.i.1 = zext i8 %1 to i32
- %3 = tail call i32 @llvm.umax.i32(i32 %conv.i.1, i32 1)
- %ss1 = add i32 %3, 1
- %ii1 = select i1 %cmp12.i, i32 %ss1, i32 %conv.i.1
- %conv14.i.1 = trunc i32 %ii1 to i8
- store i8 %conv14.i.1, ptr %idx11, align 1
- %conv.i.2 = zext i8 %1 to i32
- %4 = tail call i32 @llvm.umax.i32(i32 %conv.i.2, i32 1)
- %ss2 = add i32 %4, 1
- %ii2 = select i1 %cmp12.i, i32 %ss2, i32 %conv.i.2
- %conv14.i.2 = trunc i32 %ii2 to i8
- store i8 %conv14.i.2, ptr %idx22, align 1
- %conv.i.3 = zext i8 %1 to i32
- %5 = tail call i32 @llvm.umax.i32(i32 %conv.i.3, i32 1)
- %ss3 = add i32 %5, 1
- %ii3 = select i1 %cmp12.i, i32 %ss3, i32 %conv.i.3
- %conv14.i.3 = trunc i32 %ii3 to i8
- store i8 %conv14.i.3, ptr %idx33, align 1
- %conv.i.4 = zext i8 %1 to i32
- %6 = tail call i32 @llvm.umax.i32(i32 %conv.i.4, i32 1)
- %ss4 = add i32 %6, 1
- %ii4 = select i1 %cmp12.i, i32 %ss4, i32 %conv.i.4
- %conv14.i.4 = trunc i32 %ii4 to i8
- store i8 %conv14.i.4, ptr %idx44, align 1
- %conv.i.5 = zext i8 %1 to i32
- %7 = tail call i32 @llvm.umax.i32(i32 %conv.i.5, i32 1)
- %ss5 = add i32 %7, 1
- %ii5 = select i1 %cmp12.i, i32 %ss5, i32 %conv.i.5
- %conv14.i.5 = trunc i32 %ii5 to i8
- store i8 %conv14.i.5, ptr %idx55, align 1
- %conv.i.6 = zext i8 %1 to i32
- %8 = tail call i32 @llvm.umax.i32(i32 %conv.i.6, i32 1)
- %ss6 = add i32 %8, 1
- %ii6 = select i1 %cmp12.i, i32 %ss6, i32 %conv.i.6
- %conv14.i.6 = trunc i32 %ii6 to i8
- store i8 %conv14.i.6, ptr %idx66, align 1
- %conv.i.7 = zext i8 %1 to i32
- %9 = tail call i32 @llvm.umax.i32(i32 %conv.i.7, i32 1)
- %ss7 = add i32 %9, 1
- %ii7 = select i1 %cmp12.i, i32 %ss7, i32 %conv.i.7
- %conv14.i.7 = trunc i32 %ii7 to i8
- store i8 %conv14.i.7, ptr %idx77, align 1
- br label %pre
-}
More information about the llvm-branch-commits
mailing list