[llvm-branch-commits] [AArch64][GlobalISel] Avoid splitting loads of large vector types into individual element loads (PR #85037)

Dhruv Chawla via llvm-branch-commits llvm-branch-commits at lists.llvm.org
Wed Mar 13 00:46:30 PDT 2024

Previous message: [llvm-branch-commits] [llvm] fcc33dc - [X86] combineAndShuffleNot - ensure the type is legal before create X86ISD::ANDNP target nodes
Next message: [llvm-branch-commits] [AArch64][GlobalISel] Avoid splitting loads of large vector types into individual element loads (PR #85037)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/dc03-work closed https://github.com/llvm/llvm-project/pull/85037

Previous message: [llvm-branch-commits] [llvm] fcc33dc - [X86] combineAndShuffleNot - ensure the type is legal before create X86ISD::ANDNP target nodes
Next message: [llvm-branch-commits] [AArch64][GlobalISel] Avoid splitting loads of large vector types into individual element loads (PR #85037)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-branch-commits mailing list