[llvm-branch-commits] [llvm] b92e90e - Fix return and function call

via llvm-branch-commits llvm-branch-commits at lists.llvm.org
Wed Jun 23 13:25:25 PDT 2021


Author: Albion
Date: 2021-06-23T16:25:10-04:00
New Revision: b92e90e4dab9391852b0e40e8adeed68ab79ffcc

URL: https://github.com/llvm/llvm-project/commit/b92e90e4dab9391852b0e40e8adeed68ab79ffcc
DIFF: https://github.com/llvm/llvm-project/commit/b92e90e4dab9391852b0e40e8adeed68ab79ffcc.diff

LOG: Fix return and function call

Added: 
    

Modified: 
    llvm/test/CodeGen/PowerPC/builtins-ppc-xlcompat-conversionfunc.ll
    llvm/test/CodeGen/PowerPC/builtins-ppc-xlcompat-trap.ll

Removed: 
    


################################################################################
diff  --git a/llvm/test/CodeGen/PowerPC/builtins-ppc-xlcompat-conversionfunc.ll b/llvm/test/CodeGen/PowerPC/builtins-ppc-xlcompat-conversionfunc.ll
index c2533c09bbb1..0abcbccd7941 100644
--- a/llvm/test/CodeGen/PowerPC/builtins-ppc-xlcompat-conversionfunc.ll
+++ b/llvm/test/CodeGen/PowerPC/builtins-ppc-xlcompat-conversionfunc.ll
@@ -8,37 +8,46 @@
 ; RUN:   -mcpu=pwr9 < %s | FileCheck %s --check-prefix=CHECK-64
 
 define dso_local double @test_fcfid(double %a) {
-  double @llvm.ppc.fcfid(double %a)
+  %0 = double @llvm.ppc.fcfid(double %a)
+  ret i64 %0
 }
 
 define dso_local double @test_fcfud(double %a) {
-  double @llvm.ppc.fcfud(double %a)
+  %0 = double @llvm.ppc.fcfud(double %a)
+  ret i64 %0
 }
 
 define dso_local double @test_fctid(double %a) {
-  double @llvm.ppc.fctid(double %a)
+  %0 = double @llvm.ppc.fctid(double %a)
+  ret i64 %0
 }
 
 define dso_local double @test_fctidz(double %a) {
-  double @llvm.ppc.fctid(double %a)
+  %0 = double @llvm.ppc.fctid(double %a)
+  ret i64 %0
 }
 
 define dso_local double @test_fctiw(double %a) {
-  double @llvm.ppc.fctid(double %a)
+  %0 = double @llvm.ppc.fctid(double %a)
+  ret i64 %0
 }
 
 define dso_local double @test_fctiwz(double %a) {
-  double @llvm.ppc.fctid(double %a)
+  %0 = double @llvm.ppc.fctid(double %a)
+  ret i64 %0
 }
 
 define dso_local double @test_fctudz(double %a) {
-  double @llvm.ppc.fctid(double %a)
+  %0 = double @llvm.ppc.fctid(double %a)
+  ret i64 %0
 }
 
 define dso_local double @test_fctuwz(double %a) {
-  double @llvm.ppc.fctid(double %a)
+  %0 = double @llvm.ppc.fctid(double %a)
+  ret i64 %0
 }
 
 define dso_local double @test_xl_fctuwz(double %a) {
-  double @llvm.ppc.fctid(double %a)
+  %0 = double @llvm.ppc.fctid(double %a)
+  ret i64 %0
 }
\ No newline at end of file

diff  --git a/llvm/test/CodeGen/PowerPC/builtins-ppc-xlcompat-trap.ll b/llvm/test/CodeGen/PowerPC/builtins-ppc-xlcompat-trap.ll
index 7da30bbb97dd..ca25ac791412 100644
--- a/llvm/test/CodeGen/PowerPC/builtins-ppc-xlcompat-trap.ll
+++ b/llvm/test/CodeGen/PowerPC/builtins-ppc-xlcompat-trap.ll
@@ -10,104 +10,104 @@
 
 ; tdw
 declare dso_local void @test__tdwlgt(i64 %a, i64 %b) {
-  void @llvm.ppc.tdw(i64 %a, i64 %b, i32 1)
+  call void @llvm.ppc.tdw(i64 %a, i64 %b, i32 1)
 }
 
 declare dso_local void @test__tdwllt(i64 %a, i64 %b) {
-  void @llvm.ppc.tdw(i64 %a, i64 %b, i32 2)
+  call void @llvm.ppc.tdw(i64 %a, i64 %b, i32 2)
 }
 
 declare dso_local void @test__tdweq(i64 %a, i64 %b) {
-  void @llvm.ppc.tdw(i64 %a, i64 %b, i32 4)
+  call void @llvm.ppc.tdw(i64 %a, i64 %b, i32 4)
 }
 
 declare dso_local void @test__tdwlge(i64 %a, i64 %b) {
-  void @llvm.ppc.tdw(i64 %a, i64 %b, i32 5)
+  call void @llvm.ppc.tdw(i64 %a, i64 %b, i32 5)
 }
 
 declare dso_local void @test__tdwlle(i64 %a, i64 %b) {
-  void @llvm.ppc.tdw(i64 %a, i64 %b, i32 6)
+  call void @llvm.ppc.tdw(i64 %a, i64 %b, i32 6)
 }
 
 declare dso_local void @test__tdwgt(i64 %a, i64 %b) {
-  void @llvm.ppc.tdw(i64 %a, i64 %b, i32 8)
+  call void @llvm.ppc.tdw(i64 %a, i64 %b, i32 8)
 }
 
 declare dso_local void @test__tdwge(i64 %a, i64 %b) {
-  void @llvm.ppc.tdw(i64 %a, i64 %b, i32 12)
+  call void @llvm.ppc.tdw(i64 %a, i64 %b, i32 12)
 }
 
 declare dso_local void @test__tdwlt(i64 %a, i64 %b) {
-  void @llvm.ppc.tdw(i64 %a, i64 %b, i32 16)
+  call void @llvm.ppc.tdw(i64 %a, i64 %b, i32 16)
 }
 
 declare dso_local void @test__tdwle(i64 %a, i64 %b) {
-  void @llvm.ppc.tdw(i64 %a, i64 %b, i32 20)
+  call void @llvm.ppc.tdw(i64 %a, i64 %b, i32 20)
 }
 
 declare dso_local void @test__tdwne24(i64 %a, i64 %b) {
-  void @llvm.ppc.tdw(i64 %a, i64 %b, i32 24)
+  call void @llvm.ppc.tdw(i64 %a, i64 %b, i32 24)
 }
 
 declare dso_local void @test__tdweq31(i64 %a, i64 %b) {
-  void @llvm.ppc.tdw(i64 %a, i64 %b, i32 31)
+  call void @llvm.ppc.tdw(i64 %a, i64 %b, i32 31)
 }
 
 declare dso_local void @test__tdw_no_match(i64 %a, i64 %b) {
-  void @llvm.ppc.tdw(i64 %a, i64 %b, i32 13)
+  call void @llvm.ppc.tdw(i64 %a, i64 %b, i32 13)
 }
 
 ; td
 declare dso_local void @test__twlgt(i64 %a, i64 %b) {
-  void @llvm.ppc.tw(i32 %a, i32 %b, i32 1)
+  call void @llvm.ppc.tw(i32 %a, i32 %b, i32 1)
 }
 
 declare dso_local void @test__twllt(i64 %a, i64 %b) {
-  void @llvm.ppc.tw(i32 %a, i32 %b, i32 2)
+  call void @llvm.ppc.tw(i32 %a, i32 %b, i32 2)
 }
 
 declare dso_local void @test__twne3(i64 %a, i64 %b) {
-  void @llvm.ppc.tw(i32 %a, i32 %b, i32 3)
+  call void @llvm.ppc.tw(i32 %a, i32 %b, i32 3)
 }
 
 declare dso_local void @test__tweq(i64 %a, i64 %b) {
-  void @llvm.ppc.tw(i32 %a, i32 %b, i32 4)
+  call void @llvm.ppc.tw(i32 %a, i32 %b, i32 4)
 }
 
 declare dso_local void @test__twlge(i64 %a, i64 %b) {
-  void @llvm.ppc.tw(i32 %a, i32 %b, i32 5)
+  call void @llvm.ppc.tw(i32 %a, i32 %b, i32 5)
 }
 
 declare dso_local void @test__twlle(i64 %a, i64 %b) {
-  void @llvm.ppc.tw(i32 %a, i32 %b, i32 6)
+  call void @llvm.ppc.tw(i32 %a, i32 %b, i32 6)
 }
 
 declare dso_local void @test__twgt(i64 %a, i64 %b) {
-  void @llvm.ppc.tw(i32 %a, i32 %b, i32 8)
+  call void @llvm.ppc.tw(i32 %a, i32 %b, i32 8)
 }
 
 declare dso_local void @test__twge(i64 %a, i64 %b) {
-  void @llvm.ppc.tw(i32 %a, i32 %b, i32 12)
+  call void @llvm.ppc.tw(i32 %a, i32 %b, i32 12)
 }
 
 declare dso_local void @test__twlt(i64 %a, i64 %b) {
-  void @llvm.ppc.tw(i32 %a, i32 %b, i32 16)
+  call void @llvm.ppc.tw(i32 %a, i32 %b, i32 16)
 }
 
 declare dso_local void @test__twle(i64 %a, i64 %b) {
-  void @llvm.ppc.tw(i32 %a, i32 %b, i32 20)
+  call void @llvm.ppc.tw(i32 %a, i32 %b, i32 20)
 }
 
 declare dso_local void @test__twne24(i64 %a, i64 %b) {
-  void @llvm.ppc.tw(i32 %a, i32 %b, i32 24)
+  call void @llvm.ppc.tw(i32 %a, i32 %b, i32 24)
 }
 
 declare dso_local void @test__tweq31(i64 %a, i64 %b) {
-  void @llvm.ppc.tw(i32 %a, i32 %b, i32 31)
+  call void @llvm.ppc.tw(i32 %a, i32 %b, i32 31)
 }
 
 declare dso_local void @test__tw_no_match(i64 %a, i64 %b) {
-  void @llvm.ppc.tw(i32 %a, i32 %b, i32 13)
+  call void @llvm.ppc.tw(i32 %a, i32 %b, i32 13)
 }
 
 ; trap


        


More information about the llvm-branch-commits mailing list