[llvm-branch-commits] [llvm] e8ade45 - [LegalizeType] When LegalizeType procedure widens a masked_gather, set MemoryType's EltNum equal to Result's EltNum
Bing1 Yu via llvm-branch-commits
llvm-branch-commits at lists.llvm.org
Mon Dec 21 21:33:08 PST 2020
Author: Bing1 Yu
Date: 2020-12-22T13:27:38+08:00
New Revision: e8ade4569b7b5343ae8d4d7c9d83706eca0e8e90
URL: https://github.com/llvm/llvm-project/commit/e8ade4569b7b5343ae8d4d7c9d83706eca0e8e90
DIFF: https://github.com/llvm/llvm-project/commit/e8ade4569b7b5343ae8d4d7c9d83706eca0e8e90.diff
LOG: [LegalizeType] When LegalizeType procedure widens a masked_gather, set MemoryType's EltNum equal to Result's EltNum
When LegalizeType procedure widens a masked_gather, set MemoryType's EltNum equal to Result's EltNum.
As I mentioned in https://reviews.llvm.org/D91092, in previous code, If we have a v17i32's masked_gather in avx512, we widen it to a v32i32's masked_gather with a v17i32's MemoryType. When the SplitVecRes_MGATHER process this v32i32's masked_gather, GetSplitDestVTs will assert fail since what you are going to split is v17i32.
Reviewed By: craig.topper
Differential Revision: https://reviews.llvm.org/D93610
Added:
Modified:
llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp
llvm/test/CodeGen/X86/masked_gather_scatter_widen.ll
Removed:
################################################################################
diff --git a/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp b/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp
index f21ec1dbdfe5..57cb364f1939 100644
--- a/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp
+++ b/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp
@@ -4044,10 +4044,13 @@ SDValue DAGTypeLegalizer::WidenVecRes_MGATHER(MaskedGatherSDNode *N) {
Index = ModifyToType(Index, WideIndexVT);
SDValue Ops[] = { N->getChain(), PassThru, Mask, N->getBasePtr(), Index,
Scale };
+
+ // Widen the MemoryType
+ EVT WideMemVT = EVT::getVectorVT(*DAG.getContext(),
+ N->getMemoryVT().getScalarType(), NumElts);
SDValue Res = DAG.getMaskedGather(DAG.getVTList(WideVT, MVT::Other),
- N->getMemoryVT(), dl, Ops,
- N->getMemOperand(), N->getIndexType(),
- N->getExtensionType());
+ WideMemVT, dl, Ops, N->getMemOperand(),
+ N->getIndexType(), N->getExtensionType());
// Legalize the chain result - switch anything that used the old chain to
// use the new one.
@@ -4881,6 +4884,7 @@ SDValue DAGTypeLegalizer::WidenVecOp_MSCATTER(SDNode *N, unsigned OpNo) {
SDValue Mask = MSC->getMask();
SDValue Index = MSC->getIndex();
SDValue Scale = MSC->getScale();
+ EVT WideMemVT = MSC->getMemoryVT();
if (OpNo == 1) {
DataOp = GetWidenedVector(DataOp);
@@ -4897,6 +4901,10 @@ SDValue DAGTypeLegalizer::WidenVecOp_MSCATTER(SDNode *N, unsigned OpNo) {
EVT WideMaskVT = EVT::getVectorVT(*DAG.getContext(),
MaskVT.getVectorElementType(), NumElts);
Mask = ModifyToType(Mask, WideMaskVT, true);
+
+ // Widen the MemoryType
+ WideMemVT = EVT::getVectorVT(*DAG.getContext(),
+ MSC->getMemoryVT().getScalarType(), NumElts);
} else if (OpNo == 4) {
// Just widen the index. It's allowed to have extra elements.
Index = GetWidenedVector(Index);
@@ -4905,9 +4913,8 @@ SDValue DAGTypeLegalizer::WidenVecOp_MSCATTER(SDNode *N, unsigned OpNo) {
SDValue Ops[] = {MSC->getChain(), DataOp, Mask, MSC->getBasePtr(), Index,
Scale};
- return DAG.getMaskedScatter(DAG.getVTList(MVT::Other),
- MSC->getMemoryVT(), SDLoc(N), Ops,
- MSC->getMemOperand(), MSC->getIndexType(),
+ return DAG.getMaskedScatter(DAG.getVTList(MVT::Other), WideMemVT, SDLoc(N),
+ Ops, MSC->getMemOperand(), MSC->getIndexType(),
MSC->isTruncatingStore());
}
diff --git a/llvm/test/CodeGen/X86/masked_gather_scatter_widen.ll b/llvm/test/CodeGen/X86/masked_gather_scatter_widen.ll
index ab62c3b92692..517553d455ae 100644
--- a/llvm/test/CodeGen/X86/masked_gather_scatter_widen.ll
+++ b/llvm/test/CodeGen/X86/masked_gather_scatter_widen.ll
@@ -247,6 +247,303 @@ define void @test_scatter_v2i32_data_index(<2 x i32> %a1, i32* %base, <2 x i32>
ret void
}
+define void @test_mscatter_v17f32(float* %base, <17 x i32> %index, <17 x float> %val)
+; WIDEN_SKX-LABEL: test_mscatter_v17f32:
+; WIDEN_SKX: # %bb.0:
+; WIDEN_SKX-NEXT: vinsertps {{.*#+}} xmm4 = xmm4[0],xmm5[0],xmm4[2,3]
+; WIDEN_SKX-NEXT: vinsertps {{.*#+}} xmm4 = xmm4[0,1],xmm6[0],xmm4[3]
+; WIDEN_SKX-NEXT: vinsertps {{.*#+}} xmm4 = xmm4[0,1,2],xmm7[0]
+; WIDEN_SKX-NEXT: vinsertps {{.*#+}} xmm0 = xmm0[0],xmm1[0],xmm0[2,3]
+; WIDEN_SKX-NEXT: vinsertps {{.*#+}} xmm0 = xmm0[0,1],xmm2[0],xmm0[3]
+; WIDEN_SKX-NEXT: vinsertps {{.*#+}} xmm0 = xmm0[0,1,2],xmm3[0]
+; WIDEN_SKX-NEXT: vinsertf128 $1, %xmm4, %ymm0, %ymm0
+; WIDEN_SKX-NEXT: vmovss {{.*#+}} xmm1 = mem[0],zero,zero,zero
+; WIDEN_SKX-NEXT: vinsertps {{.*#+}} xmm1 = xmm1[0],mem[0],xmm1[2,3]
+; WIDEN_SKX-NEXT: vinsertps {{.*#+}} xmm1 = xmm1[0,1],mem[0],xmm1[3]
+; WIDEN_SKX-NEXT: vinsertps {{.*#+}} xmm1 = xmm1[0,1,2],mem[0]
+; WIDEN_SKX-NEXT: vmovss {{.*#+}} xmm2 = mem[0],zero,zero,zero
+; WIDEN_SKX-NEXT: vinsertps {{.*#+}} xmm2 = xmm2[0],mem[0],xmm2[2,3]
+; WIDEN_SKX-NEXT: vinsertps {{.*#+}} xmm2 = xmm2[0,1],mem[0],xmm2[3]
+; WIDEN_SKX-NEXT: vinsertps {{.*#+}} xmm2 = xmm2[0,1,2],mem[0]
+; WIDEN_SKX-NEXT: vinsertf128 $1, %xmm2, %ymm1, %ymm1
+; WIDEN_SKX-NEXT: vinsertf64x4 $1, %ymm1, %zmm0, %zmm0
+; WIDEN_SKX-NEXT: vmovd {{.*#+}} xmm1 = mem[0],zero,zero,zero
+; WIDEN_SKX-NEXT: vpinsrd $1, {{[0-9]+}}(%rsp), %xmm1, %xmm1
+; WIDEN_SKX-NEXT: vpinsrd $2, {{[0-9]+}}(%rsp), %xmm1, %xmm1
+; WIDEN_SKX-NEXT: vpinsrd $3, {{[0-9]+}}(%rsp), %xmm1, %xmm1
+; WIDEN_SKX-NEXT: vmovd {{.*#+}} xmm2 = mem[0],zero,zero,zero
+; WIDEN_SKX-NEXT: vpinsrd $1, {{[0-9]+}}(%rsp), %xmm2, %xmm2
+; WIDEN_SKX-NEXT: vpinsrd $2, {{[0-9]+}}(%rsp), %xmm2, %xmm2
+; WIDEN_SKX-NEXT: vpinsrd $3, {{[0-9]+}}(%rsp), %xmm2, %xmm2
+; WIDEN_SKX-NEXT: vinserti128 $1, %xmm2, %ymm1, %ymm1
+; WIDEN_SKX-NEXT: vmovd %esi, %xmm2
+; WIDEN_SKX-NEXT: vpinsrd $1, %edx, %xmm2, %xmm2
+; WIDEN_SKX-NEXT: vpinsrd $2, %ecx, %xmm2, %xmm2
+; WIDEN_SKX-NEXT: vpinsrd $3, %r8d, %xmm2, %xmm2
+; WIDEN_SKX-NEXT: vmovd %r9d, %xmm3
+; WIDEN_SKX-NEXT: vpinsrd $1, {{[0-9]+}}(%rsp), %xmm3, %xmm3
+; WIDEN_SKX-NEXT: vpinsrd $2, {{[0-9]+}}(%rsp), %xmm3, %xmm3
+; WIDEN_SKX-NEXT: vpinsrd $3, {{[0-9]+}}(%rsp), %xmm3, %xmm3
+; WIDEN_SKX-NEXT: vinserti128 $1, %xmm3, %ymm2, %ymm2
+; WIDEN_SKX-NEXT: vinserti64x4 $1, %ymm1, %zmm2, %zmm1
+; WIDEN_SKX-NEXT: vmovss {{.*#+}} xmm2 = mem[0],zero,zero,zero
+; WIDEN_SKX-NEXT: vmovss {{.*#+}} xmm3 = mem[0],zero,zero,zero
+; WIDEN_SKX-NEXT: kxnorw %k0, %k0, %k1
+; WIDEN_SKX-NEXT: vscatterdps %zmm0, (%rdi,%zmm1,4) {%k1}
+; WIDEN_SKX-NEXT: movw $1, %ax
+; WIDEN_SKX-NEXT: kmovw %eax, %k1
+; WIDEN_SKX-NEXT: vscatterdps %zmm2, (%rdi,%zmm3,4) {%k1}
+; WIDEN_SKX-NEXT: vzeroupper
+; WIDEN_SKX-NEXT: retq
+;
+; WIDEN_KNL-LABEL: test_mscatter_v17f32:
+; WIDEN_KNL: # %bb.0:
+; WIDEN_KNL-NEXT: vinsertps {{.*#+}} xmm4 = xmm4[0],xmm5[0],xmm4[2,3]
+; WIDEN_KNL-NEXT: vinsertps {{.*#+}} xmm4 = xmm4[0,1],xmm6[0],xmm4[3]
+; WIDEN_KNL-NEXT: vinsertps {{.*#+}} xmm4 = xmm4[0,1,2],xmm7[0]
+; WIDEN_KNL-NEXT: vinsertps {{.*#+}} xmm0 = xmm0[0],xmm1[0],xmm0[2,3]
+; WIDEN_KNL-NEXT: vinsertps {{.*#+}} xmm0 = xmm0[0,1],xmm2[0],xmm0[3]
+; WIDEN_KNL-NEXT: vinsertps {{.*#+}} xmm0 = xmm0[0,1,2],xmm3[0]
+; WIDEN_KNL-NEXT: vinsertf128 $1, %xmm4, %ymm0, %ymm0
+; WIDEN_KNL-NEXT: vmovss {{.*#+}} xmm1 = mem[0],zero,zero,zero
+; WIDEN_KNL-NEXT: vinsertps {{.*#+}} xmm1 = xmm1[0],mem[0],xmm1[2,3]
+; WIDEN_KNL-NEXT: vinsertps {{.*#+}} xmm1 = xmm1[0,1],mem[0],xmm1[3]
+; WIDEN_KNL-NEXT: vinsertps {{.*#+}} xmm1 = xmm1[0,1,2],mem[0]
+; WIDEN_KNL-NEXT: vmovss {{.*#+}} xmm2 = mem[0],zero,zero,zero
+; WIDEN_KNL-NEXT: vinsertps {{.*#+}} xmm2 = xmm2[0],mem[0],xmm2[2,3]
+; WIDEN_KNL-NEXT: vinsertps {{.*#+}} xmm2 = xmm2[0,1],mem[0],xmm2[3]
+; WIDEN_KNL-NEXT: vinsertps {{.*#+}} xmm2 = xmm2[0,1,2],mem[0]
+; WIDEN_KNL-NEXT: vinsertf128 $1, %xmm2, %ymm1, %ymm1
+; WIDEN_KNL-NEXT: vinsertf64x4 $1, %ymm1, %zmm0, %zmm0
+; WIDEN_KNL-NEXT: vmovd {{.*#+}} xmm1 = mem[0],zero,zero,zero
+; WIDEN_KNL-NEXT: vpinsrd $1, {{[0-9]+}}(%rsp), %xmm1, %xmm1
+; WIDEN_KNL-NEXT: vpinsrd $2, {{[0-9]+}}(%rsp), %xmm1, %xmm1
+; WIDEN_KNL-NEXT: vpinsrd $3, {{[0-9]+}}(%rsp), %xmm1, %xmm1
+; WIDEN_KNL-NEXT: vmovd {{.*#+}} xmm2 = mem[0],zero,zero,zero
+; WIDEN_KNL-NEXT: vpinsrd $1, {{[0-9]+}}(%rsp), %xmm2, %xmm2
+; WIDEN_KNL-NEXT: vpinsrd $2, {{[0-9]+}}(%rsp), %xmm2, %xmm2
+; WIDEN_KNL-NEXT: vpinsrd $3, {{[0-9]+}}(%rsp), %xmm2, %xmm2
+; WIDEN_KNL-NEXT: vinserti128 $1, %xmm2, %ymm1, %ymm1
+; WIDEN_KNL-NEXT: vmovd %esi, %xmm2
+; WIDEN_KNL-NEXT: vpinsrd $1, %edx, %xmm2, %xmm2
+; WIDEN_KNL-NEXT: vpinsrd $2, %ecx, %xmm2, %xmm2
+; WIDEN_KNL-NEXT: vpinsrd $3, %r8d, %xmm2, %xmm2
+; WIDEN_KNL-NEXT: vmovd %r9d, %xmm3
+; WIDEN_KNL-NEXT: vpinsrd $1, {{[0-9]+}}(%rsp), %xmm3, %xmm3
+; WIDEN_KNL-NEXT: vpinsrd $2, {{[0-9]+}}(%rsp), %xmm3, %xmm3
+; WIDEN_KNL-NEXT: vpinsrd $3, {{[0-9]+}}(%rsp), %xmm3, %xmm3
+; WIDEN_KNL-NEXT: vinserti128 $1, %xmm3, %ymm2, %ymm2
+; WIDEN_KNL-NEXT: vinserti64x4 $1, %ymm1, %zmm2, %zmm1
+; WIDEN_KNL-NEXT: vmovss {{.*#+}} xmm2 = mem[0],zero,zero,zero
+; WIDEN_KNL-NEXT: vmovss {{.*#+}} xmm3 = mem[0],zero,zero,zero
+; WIDEN_KNL-NEXT: kxnorw %k0, %k0, %k1
+; WIDEN_KNL-NEXT: vscatterdps %zmm0, (%rdi,%zmm1,4) {%k1}
+; WIDEN_KNL-NEXT: movw $1, %ax
+; WIDEN_KNL-NEXT: kmovw %eax, %k1
+; WIDEN_KNL-NEXT: vscatterdps %zmm2, (%rdi,%zmm3,4) {%k1}
+; WIDEN_KNL-NEXT: vzeroupper
+; WIDEN_KNL-NEXT: retq
+;
+; WIDEN_AVX2-LABEL: test_mscatter_v17f32:
+; WIDEN_AVX2: # %bb.0:
+; WIDEN_AVX2-NEXT: vmovq %rdi, %xmm8
+; WIDEN_AVX2-NEXT: vpbroadcastq %xmm8, %ymm9
+; WIDEN_AVX2-NEXT: vmovd %esi, %xmm10
+; WIDEN_AVX2-NEXT: vpinsrd $1, %edx, %xmm10, %xmm10
+; WIDEN_AVX2-NEXT: vpinsrd $2, %ecx, %xmm10, %xmm10
+; WIDEN_AVX2-NEXT: vpinsrd $3, %r8d, %xmm10, %xmm10
+; WIDEN_AVX2-NEXT: vpmovsxdq %xmm10, %ymm10
+; WIDEN_AVX2-NEXT: vpsllq $2, %ymm10, %ymm10
+; WIDEN_AVX2-NEXT: vpaddq %ymm10, %ymm9, %ymm10
+; WIDEN_AVX2-NEXT: vmovq %xmm10, %rax
+; WIDEN_AVX2-NEXT: vmovss %xmm0, (%rax)
+; WIDEN_AVX2-NEXT: vpextrq $1, %xmm10, %rax
+; WIDEN_AVX2-NEXT: vmovss %xmm1, (%rax)
+; WIDEN_AVX2-NEXT: vextracti128 $1, %ymm10, %xmm0
+; WIDEN_AVX2-NEXT: vmovq %xmm0, %rax
+; WIDEN_AVX2-NEXT: vmovss %xmm2, (%rax)
+; WIDEN_AVX2-NEXT: vpextrq $1, %xmm0, %rax
+; WIDEN_AVX2-NEXT: vmovss %xmm3, (%rax)
+; WIDEN_AVX2-NEXT: vmovd %r9d, %xmm0
+; WIDEN_AVX2-NEXT: vpinsrd $1, {{[0-9]+}}(%rsp), %xmm0, %xmm0
+; WIDEN_AVX2-NEXT: vpinsrd $2, {{[0-9]+}}(%rsp), %xmm0, %xmm0
+; WIDEN_AVX2-NEXT: vpinsrd $3, {{[0-9]+}}(%rsp), %xmm0, %xmm0
+; WIDEN_AVX2-NEXT: vpmovsxdq %xmm0, %ymm0
+; WIDEN_AVX2-NEXT: vpsllq $2, %ymm0, %ymm0
+; WIDEN_AVX2-NEXT: vpaddq %ymm0, %ymm9, %ymm0
+; WIDEN_AVX2-NEXT: vmovq %xmm0, %rax
+; WIDEN_AVX2-NEXT: vmovss %xmm4, (%rax)
+; WIDEN_AVX2-NEXT: vpextrq $1, %xmm0, %rax
+; WIDEN_AVX2-NEXT: vmovss %xmm5, (%rax)
+; WIDEN_AVX2-NEXT: vextracti128 $1, %ymm0, %xmm0
+; WIDEN_AVX2-NEXT: vmovq %xmm0, %rax
+; WIDEN_AVX2-NEXT: vmovss %xmm6, (%rax)
+; WIDEN_AVX2-NEXT: vpextrq $1, %xmm0, %rax
+; WIDEN_AVX2-NEXT: vmovd {{.*#+}} xmm0 = mem[0],zero,zero,zero
+; WIDEN_AVX2-NEXT: vpinsrd $1, {{[0-9]+}}(%rsp), %xmm0, %xmm0
+; WIDEN_AVX2-NEXT: vpinsrd $2, {{[0-9]+}}(%rsp), %xmm0, %xmm0
+; WIDEN_AVX2-NEXT: vpinsrd $3, {{[0-9]+}}(%rsp), %xmm0, %xmm0
+; WIDEN_AVX2-NEXT: vpmovsxdq %xmm0, %ymm0
+; WIDEN_AVX2-NEXT: vpsllq $2, %ymm0, %ymm0
+; WIDEN_AVX2-NEXT: vpaddq %ymm0, %ymm9, %ymm0
+; WIDEN_AVX2-NEXT: vmovss %xmm7, (%rax)
+; WIDEN_AVX2-NEXT: vmovd {{.*#+}} xmm1 = mem[0],zero,zero,zero
+; WIDEN_AVX2-NEXT: vpinsrd $1, {{[0-9]+}}(%rsp), %xmm1, %xmm1
+; WIDEN_AVX2-NEXT: vpinsrd $2, {{[0-9]+}}(%rsp), %xmm1, %xmm1
+; WIDEN_AVX2-NEXT: vpinsrd $3, {{[0-9]+}}(%rsp), %xmm1, %xmm1
+; WIDEN_AVX2-NEXT: vpmovsxdq %xmm1, %ymm1
+; WIDEN_AVX2-NEXT: vpsllq $2, %ymm1, %ymm1
+; WIDEN_AVX2-NEXT: vpaddq %ymm1, %ymm9, %ymm1
+; WIDEN_AVX2-NEXT: vmovss {{.*#+}} xmm2 = mem[0],zero,zero,zero
+; WIDEN_AVX2-NEXT: vmovq %xmm1, %rax
+; WIDEN_AVX2-NEXT: vmovss %xmm2, (%rax)
+; WIDEN_AVX2-NEXT: vmovss {{.*#+}} xmm2 = mem[0],zero,zero,zero
+; WIDEN_AVX2-NEXT: vpextrq $1, %xmm1, %rax
+; WIDEN_AVX2-NEXT: vmovss %xmm2, (%rax)
+; WIDEN_AVX2-NEXT: vmovss {{.*#+}} xmm2 = mem[0],zero,zero,zero
+; WIDEN_AVX2-NEXT: vextracti128 $1, %ymm1, %xmm1
+; WIDEN_AVX2-NEXT: vmovq %xmm1, %rax
+; WIDEN_AVX2-NEXT: vmovss %xmm2, (%rax)
+; WIDEN_AVX2-NEXT: vpextrq $1, %xmm1, %rax
+; WIDEN_AVX2-NEXT: vmovss {{.*#+}} xmm1 = mem[0],zero,zero,zero
+; WIDEN_AVX2-NEXT: vmovss %xmm1, (%rax)
+; WIDEN_AVX2-NEXT: vmovss {{.*#+}} xmm1 = mem[0],zero,zero,zero
+; WIDEN_AVX2-NEXT: vmovq %xmm0, %rax
+; WIDEN_AVX2-NEXT: vmovss %xmm1, (%rax)
+; WIDEN_AVX2-NEXT: vmovss {{.*#+}} xmm1 = mem[0],zero,zero,zero
+; WIDEN_AVX2-NEXT: vpextrq $1, %xmm0, %rax
+; WIDEN_AVX2-NEXT: vmovss %xmm1, (%rax)
+; WIDEN_AVX2-NEXT: vmovss {{.*#+}} xmm1 = mem[0],zero,zero,zero
+; WIDEN_AVX2-NEXT: vextracti128 $1, %ymm0, %xmm0
+; WIDEN_AVX2-NEXT: vmovq %xmm0, %rax
+; WIDEN_AVX2-NEXT: vmovss %xmm1, (%rax)
+; WIDEN_AVX2-NEXT: vpextrq $1, %xmm0, %rax
+; WIDEN_AVX2-NEXT: vmovss {{.*#+}} xmm0 = mem[0],zero,zero,zero
+; WIDEN_AVX2-NEXT: vmovss %xmm0, (%rax)
+; WIDEN_AVX2-NEXT: vmovd {{.*#+}} xmm0 = mem[0],zero,zero,zero
+; WIDEN_AVX2-NEXT: vpmovsxdq %xmm0, %xmm0
+; WIDEN_AVX2-NEXT: vpsllq $2, %xmm0, %xmm0
+; WIDEN_AVX2-NEXT: vpaddq %xmm0, %xmm8, %xmm0
+; WIDEN_AVX2-NEXT: vmovq %xmm0, %rax
+; WIDEN_AVX2-NEXT: vmovss {{.*#+}} xmm0 = mem[0],zero,zero,zero
+; WIDEN_AVX2-NEXT: vmovss %xmm0, (%rax)
+; WIDEN_AVX2-NEXT: vzeroupper
+; WIDEN_AVX2-NEXT: retq
+{
+ %gep = getelementptr float, float* %base, <17 x i32> %index
+ call void @llvm.masked.scatter.v17f32.v17p0f32(<17 x float> %val, <17 x float*> %gep, i32 4, <17 x i1> <i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true>)
+ ret void
+}
+
+define <17 x float> @test_mgather_v17f32(float* %base, <17 x i32> %index)
+; WIDEN_SKX-LABEL: test_mgather_v17f32:
+; WIDEN_SKX: # %bb.0:
+; WIDEN_SKX-NEXT: movq %rdi, %rax
+; WIDEN_SKX-NEXT: vmovd {{.*#+}} xmm0 = mem[0],zero,zero,zero
+; WIDEN_SKX-NEXT: vpinsrd $1, {{[0-9]+}}(%rsp), %xmm0, %xmm0
+; WIDEN_SKX-NEXT: vpinsrd $2, {{[0-9]+}}(%rsp), %xmm0, %xmm0
+; WIDEN_SKX-NEXT: vpinsrd $3, {{[0-9]+}}(%rsp), %xmm0, %xmm0
+; WIDEN_SKX-NEXT: vmovd {{.*#+}} xmm1 = mem[0],zero,zero,zero
+; WIDEN_SKX-NEXT: vpinsrd $1, {{[0-9]+}}(%rsp), %xmm1, %xmm1
+; WIDEN_SKX-NEXT: vpinsrd $2, {{[0-9]+}}(%rsp), %xmm1, %xmm1
+; WIDEN_SKX-NEXT: vpinsrd $3, {{[0-9]+}}(%rsp), %xmm1, %xmm1
+; WIDEN_SKX-NEXT: vinserti128 $1, %xmm1, %ymm0, %ymm0
+; WIDEN_SKX-NEXT: vmovd %edx, %xmm1
+; WIDEN_SKX-NEXT: vpinsrd $1, %ecx, %xmm1, %xmm1
+; WIDEN_SKX-NEXT: vpinsrd $2, %r8d, %xmm1, %xmm1
+; WIDEN_SKX-NEXT: vpinsrd $3, %r9d, %xmm1, %xmm1
+; WIDEN_SKX-NEXT: vmovd {{.*#+}} xmm2 = mem[0],zero,zero,zero
+; WIDEN_SKX-NEXT: vpinsrd $1, {{[0-9]+}}(%rsp), %xmm2, %xmm2
+; WIDEN_SKX-NEXT: vpinsrd $2, {{[0-9]+}}(%rsp), %xmm2, %xmm2
+; WIDEN_SKX-NEXT: vpinsrd $3, {{[0-9]+}}(%rsp), %xmm2, %xmm2
+; WIDEN_SKX-NEXT: vinserti128 $1, %xmm2, %ymm1, %ymm1
+; WIDEN_SKX-NEXT: vinserti64x4 $1, %ymm0, %zmm1, %zmm0
+; WIDEN_SKX-NEXT: vmovss {{.*#+}} xmm1 = mem[0],zero,zero,zero
+; WIDEN_SKX-NEXT: kxnorw %k0, %k0, %k1
+; WIDEN_SKX-NEXT: vgatherdps (%rsi,%zmm0,4), %zmm2 {%k1}
+; WIDEN_SKX-NEXT: movw $1, %cx
+; WIDEN_SKX-NEXT: kmovw %ecx, %k1
+; WIDEN_SKX-NEXT: vgatherdps (%rsi,%zmm1,4), %zmm0 {%k1}
+; WIDEN_SKX-NEXT: vmovss %xmm0, 64(%rdi)
+; WIDEN_SKX-NEXT: vmovaps %zmm2, (%rdi)
+; WIDEN_SKX-NEXT: vzeroupper
+; WIDEN_SKX-NEXT: retq
+;
+; WIDEN_KNL-LABEL: test_mgather_v17f32:
+; WIDEN_KNL: # %bb.0:
+; WIDEN_KNL-NEXT: movq %rdi, %rax
+; WIDEN_KNL-NEXT: vmovd {{.*#+}} xmm0 = mem[0],zero,zero,zero
+; WIDEN_KNL-NEXT: vpinsrd $1, {{[0-9]+}}(%rsp), %xmm0, %xmm0
+; WIDEN_KNL-NEXT: vpinsrd $2, {{[0-9]+}}(%rsp), %xmm0, %xmm0
+; WIDEN_KNL-NEXT: vpinsrd $3, {{[0-9]+}}(%rsp), %xmm0, %xmm0
+; WIDEN_KNL-NEXT: vmovd {{.*#+}} xmm1 = mem[0],zero,zero,zero
+; WIDEN_KNL-NEXT: vpinsrd $1, {{[0-9]+}}(%rsp), %xmm1, %xmm1
+; WIDEN_KNL-NEXT: vpinsrd $2, {{[0-9]+}}(%rsp), %xmm1, %xmm1
+; WIDEN_KNL-NEXT: vpinsrd $3, {{[0-9]+}}(%rsp), %xmm1, %xmm1
+; WIDEN_KNL-NEXT: vinserti128 $1, %xmm1, %ymm0, %ymm0
+; WIDEN_KNL-NEXT: vmovd %edx, %xmm1
+; WIDEN_KNL-NEXT: vpinsrd $1, %ecx, %xmm1, %xmm1
+; WIDEN_KNL-NEXT: vpinsrd $2, %r8d, %xmm1, %xmm1
+; WIDEN_KNL-NEXT: vpinsrd $3, %r9d, %xmm1, %xmm1
+; WIDEN_KNL-NEXT: vmovd {{.*#+}} xmm2 = mem[0],zero,zero,zero
+; WIDEN_KNL-NEXT: vpinsrd $1, {{[0-9]+}}(%rsp), %xmm2, %xmm2
+; WIDEN_KNL-NEXT: vpinsrd $2, {{[0-9]+}}(%rsp), %xmm2, %xmm2
+; WIDEN_KNL-NEXT: vpinsrd $3, {{[0-9]+}}(%rsp), %xmm2, %xmm2
+; WIDEN_KNL-NEXT: vinserti128 $1, %xmm2, %ymm1, %ymm1
+; WIDEN_KNL-NEXT: vinserti64x4 $1, %ymm0, %zmm1, %zmm0
+; WIDEN_KNL-NEXT: vmovss {{.*#+}} xmm1 = mem[0],zero,zero,zero
+; WIDEN_KNL-NEXT: kxnorw %k0, %k0, %k1
+; WIDEN_KNL-NEXT: vgatherdps (%rsi,%zmm0,4), %zmm2 {%k1}
+; WIDEN_KNL-NEXT: movw $1, %cx
+; WIDEN_KNL-NEXT: kmovw %ecx, %k1
+; WIDEN_KNL-NEXT: vgatherdps (%rsi,%zmm1,4), %zmm0 {%k1}
+; WIDEN_KNL-NEXT: vmovss %xmm0, 64(%rdi)
+; WIDEN_KNL-NEXT: vmovaps %zmm2, (%rdi)
+; WIDEN_KNL-NEXT: vzeroupper
+; WIDEN_KNL-NEXT: retq
+;
+; WIDEN_AVX2-LABEL: test_mgather_v17f32:
+; WIDEN_AVX2: # %bb.0:
+; WIDEN_AVX2-NEXT: vmovd {{.*#+}} xmm0 = mem[0],zero,zero,zero
+; WIDEN_AVX2-NEXT: vpinsrd $1, {{[0-9]+}}(%rsp), %xmm0, %xmm0
+; WIDEN_AVX2-NEXT: vpinsrd $2, {{[0-9]+}}(%rsp), %xmm0, %xmm0
+; WIDEN_AVX2-NEXT: vpinsrd $3, {{[0-9]+}}(%rsp), %xmm0, %xmm0
+; WIDEN_AVX2-NEXT: vmovd {{.*#+}} xmm1 = mem[0],zero,zero,zero
+; WIDEN_AVX2-NEXT: vpinsrd $1, {{[0-9]+}}(%rsp), %xmm1, %xmm1
+; WIDEN_AVX2-NEXT: vpinsrd $2, {{[0-9]+}}(%rsp), %xmm1, %xmm1
+; WIDEN_AVX2-NEXT: vpinsrd $3, {{[0-9]+}}(%rsp), %xmm1, %xmm1
+; WIDEN_AVX2-NEXT: movq %rdi, %rax
+; WIDEN_AVX2-NEXT: vmovd %edx, %xmm2
+; WIDEN_AVX2-NEXT: vpinsrd $1, %ecx, %xmm2, %xmm2
+; WIDEN_AVX2-NEXT: vpinsrd $2, %r8d, %xmm2, %xmm2
+; WIDEN_AVX2-NEXT: vmovss {{.*#+}} xmm3 = mem[0],zero,zero,zero
+; WIDEN_AVX2-NEXT: vpinsrd $3, %r9d, %xmm2, %xmm2
+; WIDEN_AVX2-NEXT: vmovd {{.*#+}} xmm4 = mem[0],zero,zero,zero
+; WIDEN_AVX2-NEXT: vpinsrd $1, {{[0-9]+}}(%rsp), %xmm4, %xmm4
+; WIDEN_AVX2-NEXT: vinserti128 $1, %xmm1, %ymm0, %ymm0
+; WIDEN_AVX2-NEXT: vpinsrd $2, {{[0-9]+}}(%rsp), %xmm4, %xmm1
+; WIDEN_AVX2-NEXT: vpinsrd $3, {{[0-9]+}}(%rsp), %xmm1, %xmm1
+; WIDEN_AVX2-NEXT: vinserti128 $1, %xmm1, %ymm2, %ymm1
+; WIDEN_AVX2-NEXT: vpcmpeqd %ymm2, %ymm2, %ymm2
+; WIDEN_AVX2-NEXT: vgatherdps %ymm2, (%rsi,%ymm1,4), %ymm4
+; WIDEN_AVX2-NEXT: vpcmpeqd %ymm1, %ymm1, %ymm1
+; WIDEN_AVX2-NEXT: vgatherdps %ymm1, (%rsi,%ymm0,4), %ymm2
+; WIDEN_AVX2-NEXT: vmovaps {{.*#+}} xmm0 = [4294967295,0,0,0]
+; WIDEN_AVX2-NEXT: vgatherdps %ymm0, (%rsi,%ymm3,4), %ymm1
+; WIDEN_AVX2-NEXT: vmovss %xmm1, 64(%rdi)
+; WIDEN_AVX2-NEXT: vmovaps %ymm2, 32(%rdi)
+; WIDEN_AVX2-NEXT: vmovaps %ymm4, (%rdi)
+; WIDEN_AVX2-NEXT: vzeroupper
+; WIDEN_AVX2-NEXT: retq
+{
+ %gep = getelementptr float, float* %base, <17 x i32> %index
+ %res = call <17 x float> @llvm.masked.gather.v17f32.v17p0f32(<17 x float*> %gep, i32 4, <17 x i1> <i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true>, <17 x float> undef)
+ ret <17 x float> %res
+}
+
+declare <17 x float> @llvm.masked.gather.v17f32.v17p0f32(<17 x float*>, i32 immarg, <17 x i1>, <17 x float>)
+declare void @llvm.masked.scatter.v17f32.v17p0f32(<17 x float> , <17 x float*> , i32 , <17 x i1>)
+
declare <2 x double> @llvm.masked.gather.v2f64.v2p0f64(<2 x double*>, i32, <2 x i1>, <2 x double>)
declare void @llvm.masked.scatter.v2f64.v2p0f64(<2 x double>, <2 x double*>, i32, <2 x i1>)
declare <2 x i32> @llvm.masked.gather.v2i32.v2p0i32(<2 x i32*>, i32, <2 x i1>, <2 x i32>)
More information about the llvm-branch-commits
mailing list