[Lldb-commits] [lldb] [llvm] [lldb][LoongArch] Complete register alias name in `AugmentRegisterInfo` (PR #124059)

[via lldb-commits]

================
@@ -0,0 +1,35 @@
+int main() {
+  asm volatile("li.w $r1, 1\n\t"
----------------
wangleiat wrote:

Thanks.

https://github.com/llvm/llvm-project/pull/124059