[clang] [llvm] [SPIRV] Add size optimisation for AMDGCN flavoured SPIR-V (PR #228188)
Alex Voicu via cfe-commits
cfe-commits at lists.llvm.org
Thu Oct 15 05:30:16 PDT 2026
================
@@ -1113,6 +1154,13 @@ void EmitAssemblyHelper::RunOptimizationPipeline(
} else {
MPM.addPass(PB.buildPerModuleDefaultPipeline(Level));
}
+ } else if (mapToLevel(CodeGenOpts) > OptimizationLevel::O0 &&
+ CodeGenOpts.AMDGCNSPIRVSizeOptimization) {
+ if (!TargetTriple.isSPIRV() ||
+ (TargetTriple.getVendor() != llvm::Triple::VendorType::AMD))
+ Diags.Report(diag::err_opt_not_valid_on_target)
----------------
AlexVlx wrote:
Yes, this should only apply to AMDGCN SPIR-V, this is intentionally a hard error.
https://github.com/llvm/llvm-project/pull/228188
More information about the cfe-commits
mailing list