================ @@ -0,0 +1,30 @@ +// REQUIRES: riscv-registered-target ---------------- XChy wrote: Yep, I tried an LLVM build with only the X86 target, and it passed. Sorry for my unfamiliarity with the frontend... https://github.com/llvm/llvm-project/pull/221565