jyknight wrote: I agree with Eli: volatile "memory" accesses may be CPU or peripheral control registers; a `load volatile i8, ptr inttoptr (i64 44 to ptr)` could be the way some hardware spells "memory barrier". https://github.com/llvm/llvm-project/pull/194391