[clang] [CIR][Aarch64] upstream scalar & vector intrinsics (FP16) (PR #190310)

[Rafe Murray via cfe-commits]

================
@@ -2122,14 +2122,22 @@ CIRGenFunction::emitAArch64BuiltinExpr(unsigned builtinID, const CallExpr *expr,
   case NEON::BI__builtin_neon_vdups_laneq_f32:
   case NEON::BI__builtin_neon_vgetq_lane_f64:
   case NEON::BI__builtin_neon_vdupd_laneq_f64:
-  case NEON::BI__builtin_neon_vaddh_f16:
-  case NEON::BI__builtin_neon_vsubh_f16:
-  case NEON::BI__builtin_neon_vmulh_f16:
-  case NEON::BI__builtin_neon_vdivh_f16:
----------------
rafe-murray wrote:

If I'm not mistaken, it already is in the same order?

https://github.com/llvm/llvm-project/pull/190310