[clang] [CIR][AArch64] Lower NEON vbsl builtins (PR #188449)

[via cfe-commits]

github-actions[bot] wrote:

<!--LLVM CODE FORMAT COMMENT: {clang-format}-->


:warning: C/C++ code formatter, clang-format found issues in your code. :warning:

<details>
<summary>
You can test this locally with the following command:
</summary>

``````````bash
git-clang-format --diff origin/main HEAD --extensions c,cpp -- clang/lib/CIR/CodeGen/CIRGenBuiltinAArch64.cpp clang/test/CodeGen/AArch64/neon-intrinsics.c clang/test/CodeGen/AArch64/neon/intrinsics.c --diff_from_common_commit
``````````

:warning:
The reproduction instructions above might return results for more than one PR
in a stack if you are using a stacked PR workflow. You can limit the results by
changing `origin/main` to the base branch/commit you want to compare against.
:warning:

</details>

<details>
<summary>
View the diff from clang-format here.
</summary>

``````````diff
diff --git a/clang/lib/CIR/CodeGen/CIRGenBuiltinAArch64.cpp b/clang/lib/CIR/CodeGen/CIRGenBuiltinAArch64.cpp
index 3a0cc7664..136772ab4 100644
--- a/clang/lib/CIR/CodeGen/CIRGenBuiltinAArch64.cpp
+++ b/clang/lib/CIR/CodeGen/CIRGenBuiltinAArch64.cpp
@@ -173,9 +173,9 @@ static cir::VectorType getNeonType(CIRGenFunction *cgf, NeonTypeFlags typeFlags,
 
 static cir::VectorType
 castVecOfFPTypeToVecOfIntWithSameWidth(CIRGenBuilderTy &builder,
-                                      cir::VectorType vecTy) {
+                                       cir::VectorType vecTy) {
   if (mlir::isa<cir::SingleType>(vecTy.getElementType()))
-    return cir::VectorType::get(builder.getSInt32Ty(),vecTy.getSize());
+    return cir::VectorType::get(builder.getSInt32Ty(), vecTy.getSize());
   if (mlir::isa<cir::DoubleType>(vecTy.getElementType()))
     return cir::VectorType::get(builder.getSInt64Ty(), vecTy.getSize());
   llvm_unreachable(
@@ -2211,7 +2211,7 @@ CIRGenFunction::emitAArch64BuiltinExpr(unsigned builtinID, const CallExpr *expr,
   case NEON::BI__builtin_neon_vbsl_v:
   case NEON::BI__builtin_neon_vbslq_v: {
     cir::VectorType bitTy = ty;
-    if(cir::isAnyFloatingPointType(bitTy.getElementType()))
+    if (cir::isAnyFloatingPointType(bitTy.getElementType()))
       bitTy = castVecOfFPTypeToVecOfIntWithSameWidth(builder, bitTy);
     ops[0] = builder.createBitcast(ops[0], bitTy);
     ops[1] = builder.createBitcast(ops[1], bitTy);

``````````

</details>


https://github.com/llvm/llvm-project/pull/188449