[clang] [llvm] [AMDGPU] Split OPERAND_REG_IMM_INT64 into signed and unsigned variants (PR #186575)
via cfe-commits
cfe-commits at lists.llvm.org
Thu Mar 19 04:23:25 PDT 2026
================
@@ -1,9 +1,12 @@
# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py UTC_ARGS: --version 3
# RUN: llc -mtriple=amdgcn -mcpu=gfx900 -verify-machineinstrs -run-pass=si-fold-operands -o - %s | FileCheck -check-prefix=GCN %s
-# The constant is 0xffffffff80000000. It is 64-bit negative constant, but it passes the test
-# isInt<32>(). Nonetheless it is not a legal literal for a binary or unsigned operand and
-# cannot be used right in the shift as HW will zero extend it.
+# S_LSHL_B64 and S_ASHR_I64 use unsigned 64-bit operands (OPERAND_REG_IMM_B64).
----------------
addmisol wrote:
Thanks for this pointer!
will change this
https://github.com/llvm/llvm-project/pull/186575
More information about the cfe-commits
mailing list