[clang] [llvm] [RISCV] Add SpacemiT A100 processor definition (PR #174052)

[Pengcheng Wang via cfe-commits]

================
@@ -735,6 +735,38 @@ def XIANGSHAN_KUNMINGHU : RISCVProcessorModel<"xiangshan-kunminghu",
                                                TuneZExtWFusion,
                                                TuneShiftedZExtWFusion]>;
 
+def SPACEMIT_A100 : RISCVProcessorModel<"spacemit-a100",
+                                        SpacemitX60Model,
+                                        !listconcat(
+                                        !listremove(RVA23S64Features,
----------------
wangpc-pp wrote:

Actually we don't need these privileged extensions in the user-space CPU definitions. You may just use `RVA23U64Features`? I don't know why a lot of CPUs added  some`S*` extensions in their definitions.

https://github.com/llvm/llvm-project/pull/174052