[clang] [llvm] [RISCV] Remove duplicate extensions from tt-ascalon-d8 CPU (PR #137865)
via cfe-commits
cfe-commits at lists.llvm.org
Tue Apr 29 12:16:21 PDT 2025
llvmbot wrote:
<!--LLVM PR SUMMARY COMMENT-->
@llvm/pr-subscribers-clang
Author: Min-Yih Hsu (mshockwave)
<details>
<summary>Changes</summary>
Sscofpmf is already in RVA23S64 and Zicsr is in RVA20U64. I also added a test to check Sscofpmf. This is effectively an NFC.
-------
This is found by #<!-- -->137864
---
Full diff: https://github.com/llvm/llvm-project/pull/137865.diff
2 Files Affected:
- (modified) clang/test/Driver/riscv-cpus.c (+1)
- (modified) llvm/lib/Target/RISCV/RISCVProcessors.td (-2)
``````````diff
diff --git a/clang/test/Driver/riscv-cpus.c b/clang/test/Driver/riscv-cpus.c
index bb3a9d38be673..6fa401203361e 100644
--- a/clang/test/Driver/riscv-cpus.c
+++ b/clang/test/Driver/riscv-cpus.c
@@ -251,6 +251,7 @@
// MCPU-TT-ASCALON-D8-SAME: "-target-feature" "+zvl256b"
// MCPU-TT-ASCALON-D8-SAME: "-target-feature" "+zvl32b"
// MCPU-TT-ASCALON-D8-SAME: "-target-feature" "+zvl64b"
+// MCPU-TT-ASCALON-D8-SAME: "-target-feature" "+sscofpmf"
// MCPU-TT-ASCALON-D8-SAME: "-target-feature" "+svinval"
// MCPU-TT-ASCALON-D8-SAME: "-target-feature" "+svnapot"
// MCPU-TT-ASCALON-D8-SAME: "-target-feature" "+svpbmt"
diff --git a/llvm/lib/Target/RISCV/RISCVProcessors.td b/llvm/lib/Target/RISCV/RISCVProcessors.td
index 1ad94228bcbaa..822c25a4e1130 100644
--- a/llvm/lib/Target/RISCV/RISCVProcessors.td
+++ b/llvm/lib/Target/RISCV/RISCVProcessors.td
@@ -480,11 +480,9 @@ def TENSTORRENT_ASCALON_D8 : RISCVProcessorModel<"tt-ascalon-d8",
!listconcat(RVA23S64Features,
[FeatureStdExtSmaia,
FeatureStdExtSsaia,
- FeatureStdExtSscofpmf,
FeatureStdExtSsstrict,
FeatureStdExtZfbfmin,
FeatureStdExtZfh,
- FeatureStdExtZicsr,
FeatureStdExtZvbc,
FeatureStdExtZvfbfmin,
FeatureStdExtZvfbfwma,
``````````
</details>
https://github.com/llvm/llvm-project/pull/137865
More information about the cfe-commits
mailing list