[clang] [llvm] [RISC-V] Add support for MIPS P8700 CPU (PR #117865)

[Michael Maitland via cfe-commits]

================
@@ -1447,6 +1447,23 @@ def TuneConditionalCompressedMoveFusion
 def HasConditionalMoveFusion : Predicate<"Subtarget->hasConditionalMoveFusion()">;
 def NoConditionalMoveFusion  : Predicate<"!Subtarget->hasConditionalMoveFusion()">;
 
+def TuneMIPSP8700
+    : SubtargetFeature<"mips-p8700", "RISCVProcFamily", "Others",
+                       "MIPS p8700 processor">;
+def FeatureMIPSCMov : SubtargetFeature<"xmipscmov", "HasMIPSCMov",
+                                       "true", "Using CCMov",
+                                       [Feature64Bit]>;
+def UsesMIPSCMov
----------------
michaelmaitland wrote:

`HasVendorMIPSCMov`? Thats how all the other vendor extension predicates look.

https://github.com/llvm/llvm-project/pull/117865