[clang] [llvm] [AArch64] Implement intrinsics for F1CVTL/F2CVTL and BF1CVTL/BF2CVTL (PR #116959)

[Momchil Velikov via cfe-commits]

================
@@ -11182,6 +11182,10 @@ Value *CodeGenFunction::EmitAArch64SMEBuiltinExpr(unsigned BuiltinID,
            BuiltinID == SME::BI__builtin_sme_svstr_za)
     return EmitSMELdrStr(TypeFlags, Ops, Builtin->LLVMIntrinsic);
 
+  // Emit set FPMR for intrinsics that require it
----------------
momchil-velikov wrote:

This is needed for NEON and SVE intrinsics as well. Would it be possible to find a single place to add this code?


https://github.com/llvm/llvm-project/pull/116959