[clang] [llvm] [RISCV] Inline Assembly Support for GPR Pairs ('Pr') (PR #112983)

[Pengcheng Wang via cfe-commits]

================
@@ -74,7 +74,10 @@ def sub_gpr_odd  : SubRegIndex<32, 32> {
 }
 } // Namespace = "RISCV"
 
-// Integer registers
+//===----------------------------------------------------------------------===//
----------------
wangpc-pp wrote:

Please land these comment/style changes first.

https://github.com/llvm/llvm-project/pull/112983