[clang] [llvm] [RISCV] Add Syntacore SCR7 processor definition (PR #108406)

Yingwei Zheng via cfe-commits cfe-commits at lists.llvm.org
Fri Sep 13 02:12:40 PDT 2024

Previous message: [clang] [llvm] [RISCV] Add Syntacore SCR7 processor definition (PR #108406)
Next message: [clang] [Modules] Add -cc1 -flate-module-map-file to load module maps after PCMs (PR #88893)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/dtcxzyw approved this pull request.

LG

https://github.com/llvm/llvm-project/pull/108406

Previous message: [clang] [llvm] [RISCV] Add Syntacore SCR7 processor definition (PR #108406)
Next message: [clang] [Modules] Add -cc1 -flate-module-map-file to load module maps after PCMs (PR #88893)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the cfe-commits mailing list