[clang] [llvm] [RISCV][MC] Support experimental extensions Zvbc32e and Zvkgs (PR #103709)
Pengcheng Wang via cfe-commits
cfe-commits at lists.llvm.org
Wed Aug 14 01:57:56 PDT 2024
================
@@ -150,6 +150,14 @@ let Predicates = [HasStdExtZvkg], RVVConstraint = NoConstraint in {
SchedBinaryMC<"WriteVGMULV", "ReadVGMULV", "ReadVGMULV">;
} // Predicates = [HasStdExtZvkg]
+let Predicates = [HasStdExtZvkgs], RVVConstraint = NoConstraint in {
----------------
wangpc-pp wrote:
Oops, I think we should set this for `vghsh.vv` and `vgmul.vv` as well. cc @4vtomat
https://github.com/llvm/llvm-project/pull/103709
More information about the cfe-commits
mailing list